-
Notifications
You must be signed in to change notification settings - Fork 0
/
drv_canfdspi_api.h
992 lines (688 loc) · 33.9 KB
/
drv_canfdspi_api.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
/*******************************************************************************
CAN FD SPI Driver: API Functions Header File
Company:
Microchip Technology Inc.
File Name:
drv_canfdspi_api.h
Summary:
This header file provides the API function prototypes for the CAN FD SPI
controller.
Description:
API function prototypes for the CAN FD SPI controller like the MCP2517FD.
*******************************************************************************/
//DOM-IGNORE-BEGIN
/*******************************************************************************
Copyright (c) 2016 Microchip Technology Inc. and its subsidiaries.
You may use this software and any derivatives exclusively with Microchip products.
THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS".
NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
AND FITNESS FOR A PARTICULAR PURPOSE, OR ITS INTERACTION WITH MICROCHIP PRODUCTS,
COMBINATION WITH ANY OTHER PRODUCTS, OR USE IN ANY APPLICATION.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER
RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED
OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW,
MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE
WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
MICROCHIP PROVIDES THIS SOFTWARE CONDITIONALLY UPON YOUR ACCEPTANCE OF THESE TERMS.
*******************************************************************************/
//DOM-IGNORE-END
#ifndef _DRV_CANFDSPI_API_H
#define _DRV_CANFDSPI_API_H
// *****************************************************************************
// *****************************************************************************
// Section: Included Files
//#include <stdint.h>
//#include <stdbool.h>
//#include <stddef.h>
//#include <stdlib.h>
#include "drv_canfdspi_defines.h"
#ifdef __cplusplus
// Maximum Size of TX/RX Object
extern "C" {
#endif
// DOM-IGNORE-END
#define MAX_MSG_SIZE 76
// Maximum number of data bytes in message
//#define MAX_FD_DATA_BYTES 64
typedef uint8_t CANFDSPI_MODULE_ID;
// Transmit Channels
#define APP_TX_FIFO CAN_FIFO_CH2
#define APP_RX_FIFO CAN_FIFO_CH1
// *****************************************************************************
// *****************************************************************************
//! Reset DUT
void APP_TransmitMessageQueue(void);
void APP_CANFDSPI_Init(CAN_BITTIME_SETUP selectedBitTime);
int8_t DRV_CANFDSPI_Reset(CANFDSPI_MODULE_ID index);
// *****************************************************************************
// *****************************************************************************
// Section: SPI Access Functions
// *****************************************************************************
//! SPI Read Byte
int8_t DRV_CANFDSPI_ReadByte(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t *rxd);
// *****************************************************************************
//! SPI Write Byte
int8_t DRV_CANFDSPI_WriteByte(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t txd);
// *****************************************************************************
//! SPI Read Word
int8_t DRV_CANFDSPI_ReadWord(CANFDSPI_MODULE_ID index, uint16_t address,
uint32_t *rxd);
// *****************************************************************************
//! SPI Write Word
int8_t DRV_CANFDSPI_WriteWord(CANFDSPI_MODULE_ID index, uint16_t address,
uint32_t txd);
/// *****************************************************************************
//! SPI Read Word
int8_t DRV_CANFDSPI_ReadHalfWord(CANFDSPI_MODULE_ID index, uint16_t address,
uint16_t *rxd);
// *****************************************************************************
//! SPI Write Word
int8_t DRV_CANFDSPI_WriteHalfWord(CANFDSPI_MODULE_ID index, uint16_t address,
uint16_t txd);
// *****************************************************************************
//! SPI Read Byte Array
int8_t DRV_CANFDSPI_ReadByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t *rxd, uint16_t nBytes);
// *****************************************************************************
//! SPI Write Byte Array
int8_t DRV_CANFDSPI_WriteByteArray(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t *txd, uint16_t nBytes);
// *****************************************************************************
//! SPI SFR Write Byte Safe
/*!
* Writes Byte to SFR at address using SPI CRC. Byte gets only written if CRC matches.
*
* Remark: The function doesn't check if the address is an SFR address.
*/
int8_t DRV_CANFDSPI_WriteByteSafe(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t txd);
// *****************************************************************************
//! SPI RAM Write Word Safe
/*!
* Writes Word to RAM at address using SPI CRC. Word gets only written if CRC matches.
*
* Remark: The function doesn't check if the address is a RAM address.
*/
int8_t DRV_CANFDSPI_WriteWordSafe(CANFDSPI_MODULE_ID index, uint16_t address,
uint32_t txd);
// *****************************************************************************
//! SPI Read Byte Array with CRC
int8_t DRV_CANFDSPI_ReadByteArrayWithCRC(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t *rxd, uint16_t nBytes, bool fromRam, bool* crcIsCorrect);
// *****************************************************************************
//! SPI Write Byte Array with CRC
int8_t DRV_CANFDSPI_WriteByteArrayWithCRC(CANFDSPI_MODULE_ID index, uint16_t address,
uint8_t *txd, uint16_t nBytes, bool fromRam);
// *****************************************************************************
//! SPI Read Word Array
int8_t DRV_CANFDSPI_ReadWordArray(CANFDSPI_MODULE_ID index, uint16_t address,
uint32_t *rxd, uint16_t nWords);
// *****************************************************************************
//! SPI Write Word Array
int8_t DRV_CANFDSPI_WriteWordArray(CANFDSPI_MODULE_ID index, uint16_t address,
uint32_t *txd, uint16_t nWords);
// *****************************************************************************
// *****************************************************************************
// Section: Configuration
// *****************************************************************************
//! CAN Control register configuration
int8_t DRV_CANFDSPI_Configure(CANFDSPI_MODULE_ID index, CAN_CONFIG* config);
// *****************************************************************************
//! Reset Configure object to reset values
int8_t DRV_CANFDSPI_ConfigureObjectReset(CAN_CONFIG* config);
// *****************************************************************************
// *****************************************************************************
// Section: Operating mode
// *****************************************************************************
//! Select Operation Mode
int8_t DRV_CANFDSPI_OperationModeSelect(CANFDSPI_MODULE_ID index,
CAN_OPERATION_MODE opMode);
// *****************************************************************************
//! Get Operation Mode
CAN_OPERATION_MODE DRV_CANFDSPI_OperationModeGet(CANFDSPI_MODULE_ID index);
// *****************************************************************************
// *****************************************************************************
// Section: CAN Transmit
// *****************************************************************************
//! Configure Transmit FIFO
int8_t DRV_CANFDSPI_TransmitChannelConfigure(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_CONFIG* config);
// *****************************************************************************
//! Reset TransmitChannelConfigure object to reset values
int8_t DRV_CANFDSPI_TransmitChannelConfigureObjectReset(CAN_TX_FIFO_CONFIG* config);
// *****************************************************************************
//! Configure Transmit Queue
int8_t DRV_CANFDSPI_TransmitQueueConfigure(CANFDSPI_MODULE_ID index,
CAN_TX_QUEUE_CONFIG* config);
// *****************************************************************************
//! Reset TransmitQueueConfigure object to reset values
int8_t DRV_CANFDSPI_TransmitQueueConfigureObjectReset(CAN_TX_QUEUE_CONFIG* config);
// *****************************************************************************
//! TX Channel Load
/*!
* Loads data into Transmit channel
* Requests transmission, if flush==true
*/
int8_t DRV_CANFDSPI_TransmitChannelLoad(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_MSGOBJ* txObj,
uint8_t *txd, uint32_t txdNumBytes, bool flush);
// *****************************************************************************
//! TX Channel Flush
/*!
* Set TXREG of one channel
*/
int8_t DRV_CANFDSPI_TransmitChannelFlush(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
//! Transmit Channel Status Get
int8_t DRV_CANFDSPI_TransmitChannelStatusGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_STATUS* status);
// *****************************************************************************
//! Transmit FIFO Reset
int8_t DRV_CANFDSPI_TransmitChannelReset(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
//! Transmit FIFO Update
/*!
* Sets UINC of the transmit channel. Keeps TXREQ unchanged.
*/
int8_t DRV_CANFDSPI_TransmitChannelUpdate(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, bool flush);
// *****************************************************************************
//! Request transmissions using TXREQ register
int8_t DRV_CANFDSPI_TransmitRequestSet(CANFDSPI_MODULE_ID index,
CAN_TXREQ_CHANNEL txreq);
// *****************************************************************************
//! Get TXREQ register
int8_t DRV_CANFDSPI_TransmitRequestGet(CANFDSPI_MODULE_ID index,
uint32_t* txreq);
// *****************************************************************************
//! Abort transmission of single FIFO
int8_t DRV_CANFDSPI_TransmitChannelAbort(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
//! Abort All transmissions
int8_t DRV_CANFDSPI_TransmitAbortAll(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Set Transmit Bandwidth Sharing Delay
int8_t DRV_CANFDSPI_TransmitBandWidthSharingSet(CANFDSPI_MODULE_ID index,
CAN_TX_BANDWITH_SHARING txbws);
// *****************************************************************************
// *****************************************************************************
// Section: CAN Receive
// *****************************************************************************
//! Filter Object Configuration
/*!
* Configures ID of filter object
*/
int8_t DRV_CANFDSPI_FilterObjectConfigure(CANFDSPI_MODULE_ID index,
CAN_FILTER filter, CAN_FILTEROBJ_ID* id);
// *****************************************************************************
//! Filter Mask Configuration
/*!
* Configures Mask of filter object
*/
int8_t DRV_CANFDSPI_FilterMaskConfigure(CANFDSPI_MODULE_ID index,
CAN_FILTER filter, CAN_MASKOBJ_ID* mask);
// *****************************************************************************
//! Link Filter to FIFO
/*!
* Initializes the Pointer from Filter to FIFO
* Enables or disables the Filter
*/
int8_t DRV_CANFDSPI_FilterToFifoLink(CANFDSPI_MODULE_ID index,
CAN_FILTER filter, CAN_FIFO_CHANNEL channel, bool enable);
// *****************************************************************************
//! Filter Enable
int8_t DRV_CANFDSPI_FilterEnable(CANFDSPI_MODULE_ID index, CAN_FILTER filter);
// *****************************************************************************
//! Filter Disable
int8_t DRV_CANFDSPI_FilterDisable(CANFDSPI_MODULE_ID index, CAN_FILTER filter);
// *****************************************************************************
//! Set Device Net Filter Count
int8_t DRV_CANFDSPI_DeviceNetFilterCountSet(CANFDSPI_MODULE_ID index,
CAN_DNET_FILTER_SIZE dnfc);
// *****************************************************************************
//! Configure Receive FIFO
int8_t DRV_CANFDSPI_ReceiveChannelConfigure(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_CONFIG* config);
// *****************************************************************************
//! Reset ReceiveChannelConfigure object to reset value
int8_t DRV_CANFDSPI_ReceiveChannelConfigureObjectReset(CAN_RX_FIFO_CONFIG* config);
// *****************************************************************************
//! Receive Channel Status Get
int8_t DRV_CANFDSPI_ReceiveChannelStatusGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_STATUS* status);
// *****************************************************************************
//! Get Received Message
/*!
* Reads Received message from channel
*/
int8_t DRV_CANFDSPI_ReceiveMessageGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_MSGOBJ* rxObj,
uint8_t *rxd, uint8_t nBytes);
// *****************************************************************************
//! Receive FIFO Reset
int8_t DRV_CANFDSPI_ReceiveChannelReset(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
//! Receive FIFO Update
/*!
* Sets UINC of the receive channel.
*/
int8_t DRV_CANFDSPI_ReceiveChannelUpdate(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
// *****************************************************************************
// Section: Transmit Event FIFO
// *****************************************************************************
//! Transmit Event FIFO Status Get
int8_t DRV_CANFDSPI_TefStatusGet(CANFDSPI_MODULE_ID index,
CAN_TEF_FIFO_STATUS* status);
// *****************************************************************************
//! Get Transmit Event FIFO Message
/*!
* Reads Transmit Event FIFO message
*/
int8_t DRV_CANFDSPI_TefMessageGet(CANFDSPI_MODULE_ID index,
CAN_TEF_MSGOBJ* tefObj);
// *****************************************************************************
//! Transmit Event FIFO Reset
int8_t DRV_CANFDSPI_TefReset(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Transmit Event FIFO Update
/*!
* Sets UINC of the TEF.
*/
int8_t DRV_CANFDSPI_TefUpdate(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Configure Transmit Event FIFO
int8_t DRV_CANFDSPI_TefConfigure(CANFDSPI_MODULE_ID index, CAN_TEF_CONFIG* config);
// *****************************************************************************
//! Reset TefConfigure object to reset value
int8_t DRV_CANFDSPI_TefConfigureObjectReset(CAN_TEF_CONFIG* config);
// *****************************************************************************
// *****************************************************************************
// Section: Module Events
// *****************************************************************************
//! Module Event Get
/*!
* Reads interrupt Flags
*/
int8_t DRV_CANFDSPI_ModuleEventGet(CANFDSPI_MODULE_ID index,
CAN_MODULE_EVENT* flags);
// *****************************************************************************
//! Module Event Enable
/*!
* Enables interrupts
*/
int8_t DRV_CANFDSPI_ModuleEventEnable(CANFDSPI_MODULE_ID index,
CAN_MODULE_EVENT flags);
// *****************************************************************************
//! Module Event Disable
/*!
* Disables interrupts
*/
int8_t DRV_CANFDSPI_ModuleEventDisable(CANFDSPI_MODULE_ID index,
CAN_MODULE_EVENT flags);
// *****************************************************************************
//! Module Event Clear
/*!
* Clears interrupt Flags
*/
int8_t DRV_CANFDSPI_ModuleEventClear(CANFDSPI_MODULE_ID index,
CAN_MODULE_EVENT flags);
// *****************************************************************************
//! Get RX Code
int8_t DRV_CANFDSPI_ModuleEventRxCodeGet(CANFDSPI_MODULE_ID index,
CAN_RXCODE* rxCode);
// *****************************************************************************
//! Get TX Code
int8_t DRV_CANFDSPI_ModuleEventTxCodeGet(CANFDSPI_MODULE_ID index,
CAN_TXCODE* txCode);
// *****************************************************************************
//! Get Filter Hit
int8_t DRV_CANFDSPI_ModuleEventFilterHitGet(CANFDSPI_MODULE_ID index,
CAN_FILTER* filterHit);
// *****************************************************************************
//! Get ICODE
int8_t DRV_CANFDSPI_ModuleEventIcodeGet(CANFDSPI_MODULE_ID index,
CAN_ICODE* icode);
// *****************************************************************************
// *****************************************************************************
// Section: Transmit FIFO Events
// *****************************************************************************
//! Transmit FIFO Event Get
/*!
* Reads Transmit FIFO interrupt Flags
*/
int8_t DRV_CANFDSPI_TransmitChannelEventGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT* flags);
// *****************************************************************************
//! Get pending interrupts of all transmit FIFOs
int8_t DRV_CANFDSPI_TransmitEventGet(CANFDSPI_MODULE_ID index, uint32_t* txif);
// *****************************************************************************
//! Get pending TXATIF of all transmit FIFOs
int8_t DRV_CANFDSPI_TransmitEventAttemptGet(CANFDSPI_MODULE_ID index,
uint32_t* txatif);
// *****************************************************************************
//! Transmit FIFO Index Get
/*!
* Reads Transmit FIFO Index
*/
int8_t DRV_CANFDSPI_TransmitChannelIndexGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, uint8_t* idx);
// *****************************************************************************
//! Transmit FIFO Event Enable
/*!
* Enables Transmit FIFO interrupts
*/
int8_t DRV_CANFDSPI_TransmitChannelEventEnable(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT flags);
// *****************************************************************************
//! Transmit FIFO Event Disable
/*!
* Disables Transmit FIFO interrupts
*/
int8_t DRV_CANFDSPI_TransmitChannelEventDisable(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_TX_FIFO_EVENT flags);
// *****************************************************************************
//! Transmit FIFO Event Clear
/*!
* Clears Transmit FIFO Attempts Exhausted interrupt Flag
*/
int8_t DRV_CANFDSPI_TransmitChannelEventAttemptClear(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
// *****************************************************************************
// Section: Receive FIFO Events
// *****************************************************************************
//! Receive FIFO Event Get
/*!
* Reads Receive FIFO interrupt Flags
*/
int8_t DRV_CANFDSPI_ReceiveChannelEventGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT* flags);
// *****************************************************************************
//! Get pending interrupts of all receive FIFOs
int8_t DRV_CANFDSPI_ReceiveEventGet(CANFDSPI_MODULE_ID index, uint32_t* rxif);
// *****************************************************************************
//!Get pending RXOVIF of all receive FIFOs
int8_t DRV_CANFDSPI_ReceiveEventOverflowGet(CANFDSPI_MODULE_ID index, uint32_t* rxovif);
// *****************************************************************************
//! Receive FIFO Index Get
/*!
* Reads Receive FIFO Index
*/
int8_t DRV_CANFDSPI_ReceiveChannelIndexGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, uint8_t* idx);
// *****************************************************************************
//! Receive FIFO Event Enable
/*!
* Enables Receive FIFO interrupts
*/
int8_t DRV_CANFDSPI_ReceiveChannelEventEnable(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT flags);
// *****************************************************************************
//! Receive FIFO Event Disable
/*!
* Disables Receive FIFO interrupts
*/
int8_t DRV_CANFDSPI_ReceiveChannelEventDisable(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, CAN_RX_FIFO_EVENT flags);
// *****************************************************************************
//! Receive FIFO Event Clear
/*!
* Clears Receive FIFO Overflow interrupt Flag
*/
int8_t DRV_CANFDSPI_ReceiveChannelEventOverflowClear(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel);
// *****************************************************************************
// *****************************************************************************
// Section: Transmit Event FIFO Events
// *****************************************************************************
//! Transmit Event FIFO Event Get
/*!
* Reads Transmit Event FIFO interrupt Flags
*/
int8_t DRV_CANFDSPI_TefEventGet(CANFDSPI_MODULE_ID index,
CAN_TEF_FIFO_EVENT* flags);
// *****************************************************************************
//! Transmit Event FIFO Event Enable
/*!
* Enables Transmit Event FIFO interrupts
*/
int8_t DRV_CANFDSPI_TefEventEnable(CANFDSPI_MODULE_ID index,
CAN_TEF_FIFO_EVENT flags);
// *****************************************************************************
//! Transmit Event FIFO Event Disable
/*!
* Disables Transmit Event FIFO interrupts
*/
int8_t DRV_CANFDSPI_TefEventDisable(CANFDSPI_MODULE_ID index,
CAN_TEF_FIFO_EVENT flags);
// *****************************************************************************
//! Transmit Event FIFO Event Clear
/*!
* Clears Transmit Event FIFO Overflow interrupt Flag
*/
int8_t DRV_CANFDSPI_TefEventOverflowClear(CANFDSPI_MODULE_ID index);
// *****************************************************************************
// *****************************************************************************
// Section: Error Handling
// *****************************************************************************
//! Transmit Error Count Get
int8_t DRV_CANFDSPI_ErrorCountTransmitGet(CANFDSPI_MODULE_ID index,
uint8_t* tec);
// *****************************************************************************
//! Receive Error Count Get
int8_t DRV_CANFDSPI_ErrorCountReceiveGet(CANFDSPI_MODULE_ID index,
uint8_t* rec);
// *****************************************************************************
//! Error State Get
int8_t DRV_CANFDSPI_ErrorStateGet(CANFDSPI_MODULE_ID index,
CAN_ERROR_STATE* flags);
// *****************************************************************************
//! Error Counts and Error State Get
/*!
* Returns content of complete CiTREC
*/
int8_t DRV_CANFDSPI_ErrorCountStateGet(CANFDSPI_MODULE_ID index,
uint8_t* tec, uint8_t* rec, CAN_ERROR_STATE* flags);
// *****************************************************************************
//! Get Bus Diagnostic Registers: all data at once, since we want to keep them in synch
int8_t DRV_CANFDSPI_BusDiagnosticsGet(CANFDSPI_MODULE_ID index,
CAN_BUS_DIAGNOSTIC* bd);
// *****************************************************************************
//! Clear Bus Diagnostic Registers
int8_t DRV_CANFDSPI_BusDiagnosticsClear(CANFDSPI_MODULE_ID index);
// *****************************************************************************
// *****************************************************************************
// Section: ECC
// *****************************************************************************
//! Enable ECC
int8_t DRV_CANFDSPI_EccEnable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Disable ECC
int8_t DRV_CANFDSPI_EccDisable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! ECC Event Get
int8_t DRV_CANFDSPI_EccEventGet(CANFDSPI_MODULE_ID index,
CAN_ECC_EVENT* flags);
// *****************************************************************************
//! Set ECC Parity
int8_t DRV_CANFDSPI_EccParitySet(CANFDSPI_MODULE_ID index,
uint8_t parity);
// *****************************************************************************
//! Get ECC Parity
int8_t DRV_CANFDSPI_EccParityGet(CANFDSPI_MODULE_ID index,
uint8_t* parity);
// *****************************************************************************
//! Get ECC Error Address
int8_t DRV_CANFDSPI_EccErrorAddressGet(CANFDSPI_MODULE_ID index,
uint16_t* a);
// *****************************************************************************
//! ECC Event Enable
int8_t DRV_CANFDSPI_EccEventEnable(CANFDSPI_MODULE_ID index,
CAN_ECC_EVENT flags);
// *****************************************************************************
//! ECC Event Disable
int8_t DRV_CANFDSPI_EccEventDisable(CANFDSPI_MODULE_ID index,
CAN_ECC_EVENT flags);
// *****************************************************************************
//! ECC Event Clear
int8_t DRV_CANFDSPI_EccEventClear(CANFDSPI_MODULE_ID index,
CAN_ECC_EVENT flags);
// *****************************************************************************
//! Initialize RAM
int8_t DRV_CANFDSPI_RamInit(CANFDSPI_MODULE_ID index, uint8_t d);
// *****************************************************************************
// *****************************************************************************
// Section: CRC
// *****************************************************************************
//! CRC Event Enable
int8_t DRV_CANFDSPI_CrcEventEnable(CANFDSPI_MODULE_ID index,
CAN_CRC_EVENT flags);
// *****************************************************************************
//! CRC Event Disable
int8_t DRV_CANFDSPI_CrcEventDisable(CANFDSPI_MODULE_ID index,
CAN_CRC_EVENT flags);
// *****************************************************************************
//! CRC Event Clear
int8_t DRV_CANFDSPI_CrcEventClear(CANFDSPI_MODULE_ID index,
CAN_CRC_EVENT flags);
// *****************************************************************************
//! CRC Event Get
int8_t DRV_CANFDSPI_CrcEventGet(CANFDSPI_MODULE_ID index, CAN_CRC_EVENT* flags);
// *****************************************************************************
//! Get CRC Value from device
int8_t DRV_CANFDSPI_CrcValueGet(CANFDSPI_MODULE_ID index, uint16_t* crc);
// *****************************************************************************
// *****************************************************************************
// Section: Time Stamp
// *****************************************************************************
//! Time Stamp Enable
int8_t DRV_CANFDSPI_TimeStampEnable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Time Stamp Disable
int8_t DRV_CANFDSPI_TimeStampDisable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Time Stamp Get
int8_t DRV_CANFDSPI_TimeStampGet(CANFDSPI_MODULE_ID index, uint32_t* ts);
// *****************************************************************************
//! Time Stamp Set
int8_t DRV_CANFDSPI_TimeStampSet(CANFDSPI_MODULE_ID index, uint32_t ts);
// *****************************************************************************
//! Time Stamp Mode Configure
int8_t DRV_CANFDSPI_TimeStampModeConfigure(CANFDSPI_MODULE_ID index,
CAN_TS_MODE mode);
// *****************************************************************************
//! Time Stamp Prescaler Set
int8_t DRV_CANFDSPI_TimeStampPrescalerSet(CANFDSPI_MODULE_ID index,
uint16_t ps);
// *****************************************************************************
// *****************************************************************************
// Section: Oscillator and Bit Time
// *****************************************************************************
//! Enable oscillator to wake-up from sleep
int8_t DRV_CANFDSPI_OscillatorEnable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Set Oscillator Control
int8_t DRV_CANFDSPI_OscillatorControlSet(CANFDSPI_MODULE_ID index,
CAN_OSC_CTRL ctrl);
int8_t DRV_CANFDSPI_OscillatorControlObjectReset(CAN_OSC_CTRL* ctrl);
// *****************************************************************************
//! Get Oscillator Status
int8_t DRV_CANFDSPI_OscillatorStatusGet(CANFDSPI_MODULE_ID index,
CAN_OSC_STATUS* status);
// *****************************************************************************
//! Configure Bit Time registers (based on CAN clock speed)
int8_t DRV_CANFDSPI_BitTimeConfigure(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode,
CAN_SYSCLK_SPEED clk);
// *****************************************************************************
//! Configure Nominal bit time for 40MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureNominal40MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime);
// *****************************************************************************
//! Configure Data bit time for 40MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureData40MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode);
// *****************************************************************************
//! Configure Nominal bit time for 20MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureNominal20MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime);
// *****************************************************************************
//! Configure Data bit time for 20MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureData20MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode);
// *****************************************************************************
//! Configure Nominal bit time for 10MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureNominal10MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime);
// *****************************************************************************
//! Configure Data bit time for 10MHz system clock
int8_t DRV_CANFDSPI_BitTimeConfigureData10MHz(CANFDSPI_MODULE_ID index,
CAN_BITTIME_SETUP bitTime, CAN_SSP_MODE sspMode);
// *****************************************************************************
// *****************************************************************************
// Section: GPIO
// *****************************************************************************
//! Initialize GPIO Mode
int8_t DRV_CANFDSPI_GpioModeConfigure(CANFDSPI_MODULE_ID index,
GPIO_PIN_MODE gpio0, GPIO_PIN_MODE gpio1);
// *****************************************************************************
//! Initialize GPIO Direction
int8_t DRV_CANFDSPI_GpioDirectionConfigure(CANFDSPI_MODULE_ID index,
GPIO_PIN_DIRECTION gpio0, GPIO_PIN_DIRECTION gpio1);
// *****************************************************************************
//! Enable Transceiver Standby Control
int8_t DRV_CANFDSPI_GpioStandbyControlEnable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Disable Transceiver Standby Control
int8_t DRV_CANFDSPI_GpioStandbyControlDisable(CANFDSPI_MODULE_ID index);
// *****************************************************************************
//! Configure Open Drain Interrupts
int8_t DRV_CANFDSPI_GpioInterruptPinsOpenDrainConfigure(CANFDSPI_MODULE_ID index,
GPIO_OPEN_DRAIN_MODE mode);
// *****************************************************************************
//! Configure Open Drain TXCAN
int8_t DRV_CANFDSPI_GpioTransmitPinOpenDrainConfigure(CANFDSPI_MODULE_ID index,
GPIO_OPEN_DRAIN_MODE mode);
// *****************************************************************************
//! GPIO Output Pin Set
int8_t DRV_CANFDSPI_GpioPinSet(CANFDSPI_MODULE_ID index,
GPIO_PIN_POS pos, GPIO_PIN_STATE latch);
// *****************************************************************************
//! GPIO Input Pin Read
int8_t DRV_CANFDSPI_GpioPinRead(CANFDSPI_MODULE_ID index,
GPIO_PIN_POS pos, GPIO_PIN_STATE* state);
// *****************************************************************************
//! Configure CLKO Pin
int8_t DRV_CANFDSPI_GpioClockOutputConfigure(CANFDSPI_MODULE_ID index,
GPIO_CLKO_MODE mode);
// *****************************************************************************
// *****************************************************************************
// Section: Miscellaneous
// *****************************************************************************
//! DLC to number of actual data bytes conversion
uint32_t DRV_CANFDSPI_DlcToDataBytes(CAN_DLC dlc);
// *****************************************************************************
//! FIFO Index Get
int8_t DRV_CANFDSPI_FifoIndexGet(CANFDSPI_MODULE_ID index,
CAN_FIFO_CHANNEL channel, uint8_t* mi);
// *****************************************************************************
//! Calculate CRC16
uint16_t DRV_CANFDSPI_CalculateCRC16(uint8_t* data, uint16_t size);
// *****************************************************************************
//! Data bytes to DLC conversion
CAN_DLC DRV_CANFDSPI_DataBytesToDlc(uint8_t n);
//========================================================//
#ifdef __cplusplus
}
#endif
#endif // _DRV_CANFDSPI_API_H