-
Notifications
You must be signed in to change notification settings - Fork 0
/
drv_canfdspi_register.h
793 lines (660 loc) · 21.8 KB
/
drv_canfdspi_register.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
/*******************************************************************************
CAN FD SPI Driver: Register Header File
Company:
Microchip Technology Inc.
File Name:
drv_canfdspi_register.h
Summary:
This header file contains SPI instruction defines, register address defines,
register structures, and reset values of registers.
Description:
This file is used by the API.
*******************************************************************************/
//DOM-IGNORE-BEGIN
/*******************************************************************************
Copyright (c) 2016 Microchip Technology Inc. and its subsidiaries.
You may use this software and any derivatives exclusively with Microchip products.
THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS".
NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE,
INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY,
AND FITNESS FOR A PARTICULAR PURPOSE, OR ITS INTERACTION WITH MICROCHIP PRODUCTS,
COMBINATION WITH ANY OTHER PRODUCTS, OR USE IN ANY APPLICATION.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER
RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED
OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW,
MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE
WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
MICROCHIP PROVIDES THIS SOFTWARE CONDITIONALLY UPON YOUR ACCEPTANCE OF THESE TERMS.
*******************************************************************************/
//DOM-IGNORE-END
#ifndef _DRV_CANFDSPI_REGISTER_H
#define _DRV_CANFDSPI_REGISTER_H
// *****************************************************************************
// *****************************************************************************
// Section: Included Files
#include "drv_canfdspi_defines.h"
// DOM-IGNORE-BEGIN
#ifdef __cplusplus // Provide C++ Compatibility
extern "C" {
#endif
// DOM-IGNORE-END
// *****************************************************************************
// *****************************************************************************
/* SPI Instruction Set */
#define cINSTRUCTION_RESET 0x00
#define cINSTRUCTION_READ 0x03
#define cINSTRUCTION_READ_CRC 0x0B
#define cINSTRUCTION_WRITE 0x02
#define cINSTRUCTION_WRITE_CRC 0x0A
#define cINSTRUCTION_WRITE_SAFE 0x0C
// *****************************************************************************
// *****************************************************************************
/* Register Addresses */
/* can_fd_ubp */
#define cREGADDR_CiCON 0x000
#define cREGADDR_CiNBTCFG 0x004
#define cREGADDR_CiDBTCFG 0x008
#define cREGADDR_CiTDC 0x00C
#define cREGADDR_CiTBC 0x010
#define cREGADDR_CiTSCON 0x014
#define cREGADDR_CiVEC 0x018
#define cREGADDR_CiINT 0x01C
#define cREGADDR_CiINTFLAG cREGADDR_CiINT
#define cREGADDR_CiINTENABLE (cREGADDR_CiINT+2)
#define cREGADDR_CiRXIF 0x020
#define cREGADDR_CiTXIF 0x024
#define cREGADDR_CiRXOVIF 0x028
#define cREGADDR_CiTXATIF 0x02C
#define cREGADDR_CiTXREQ 0x030
#define cREGADDR_CiTREC 0x034
#define cREGADDR_CiBDIAG0 0x038
#define cREGADDR_CiBDIAG1 0x03C
#define cREGADDR_CiTEFCON 0x040
#define cREGADDR_CiTEFSTA 0x044
#define cREGADDR_CiTEFUA 0x048
#define cREGADDR_CiFIFOBA 0x04C
#define cREGADDR_CiFIFOCON 0x050
#define cREGADDR_CiFIFOSTA 0x054
#define cREGADDR_CiFIFOUA 0x058
#define CiFIFO_OFFSET (3*4)
#ifdef CAN_TXQUEUE_IMPLEMENTED
#define cREGADDR_CiTXQCON 0x050
#define cREGADDR_CiTXQSTA 0x054
#define cREGADDR_CiTXQUA 0x058
#endif
#ifdef FIXED_FILTER_ADDRESS
// Up to A1, the filter start address was fixed
#define cREGADDR_CiFLTCON 0x1D0
#define cREGADDR_CiFLTOBJ 0x1F0
#define cREGADDR_CiMASK 0x1F4
#else
// Starting with B0, the filters start right after the FIFO control/status registers
#define cREGADDR_CiFLTCON (cREGADDR_CiFIFOCON+(CiFIFO_OFFSET*CAN_FIFO_TOTAL_CHANNELS))
#define cREGADDR_CiFLTOBJ (cREGADDR_CiFLTCON+CAN_FIFO_TOTAL_CHANNELS)
#define cREGADDR_CiMASK (cREGADDR_CiFLTOBJ+4)
#endif
#define CiFILTER_OFFSET (2*4)
/* MCP2517 Specific */
#define cREGADDR_OSC 0xE00
#define cREGADDR_IOCON 0xE04
#define cREGADDR_CRC 0xE08
#define cREGADDR_ECCCON 0xE0C
#define cREGADDR_ECCSTA 0xE10
/* RAM addresses */
#define cRAM_SIZE 2048
#define cRAMADDR_START 0x400
#define cRAMADDR_END (cRAMADDR_START+cRAM_SIZE)
// *****************************************************************************
// *****************************************************************************
/* Register Structures */
// *****************************************************************************
//! General 32-bit Register
typedef union _REG_t {
uint8_t byte[4];
uint32_t word;
} REG_t;
// *****************************************************************************
// *****************************************************************************
/* can_fd_ubp */
// *****************************************************************************
//! CAN Control Register
typedef union _REG_CiCON {
struct {
uint32_t DNetFilterCount : 5;
uint32_t IsoCrcEnable : 1;
uint32_t ProtocolExceptionEventDisable : 1;
uint32_t unimplemented1 : 1;
uint32_t WakeUpFilterEnable : 1;
uint32_t WakeUpFilterTime : 2;
uint32_t unimplemented2 : 1;
uint32_t BitRateSwitchDisable : 1;
uint32_t unimplemented3 : 3;
uint32_t RestrictReTxAttempts : 1;
uint32_t EsiInGatewayMode : 1;
uint32_t SystemErrorToListenOnly : 1;
uint32_t StoreInTEF : 1;
uint32_t TXQEnable : 1;
uint32_t OpMode : 3;
uint32_t RequestOpMode : 3;
uint32_t AbortAllTx : 1;
uint32_t TxBandWidthSharing : 4;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiCON;
// *****************************************************************************
//! Nominal Bit Time Configuration Register
typedef union _REG_CiNBTCFG {
struct {
uint32_t SJW : 7;
uint32_t unimplemented1 : 1;
uint32_t TSEG2 : 7;
uint32_t unimplemented2 : 1;
uint32_t TSEG1 : 8;
uint32_t BRP : 8;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiNBTCFG;
// *****************************************************************************
//! Data Bit Time Configuration Register
typedef union _REG_CiDBTCFG {
struct {
uint32_t SJW : 4;
uint32_t unimplemented1 : 4;
uint32_t TSEG2 : 4;
uint32_t unimplemented2 : 4;
uint32_t TSEG1 : 5;
uint32_t unimplemented3 : 3;
uint32_t BRP : 8;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiDBTCFG;
// *****************************************************************************
//! Transmitter Delay Compensation Register
typedef union _REG_CiTDC {
struct {
uint32_t TDCValue : 6;
uint32_t unimplemented1 : 2;
uint32_t TDCOffset : 7;
uint32_t unimplemented2 : 1;
uint32_t TDCMode : 2;
uint32_t unimplemented3 : 6;
uint32_t SID11Enable : 1;
uint32_t EdgeFilterEnable : 1;
uint32_t unimplemented4 : 6;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiTDC;
// *****************************************************************************
//! Time Stamp Configuration Register
typedef union _REG_CiTSCON {
struct {
uint32_t TBCPrescaler : 10;
uint32_t unimplemented1 : 6;
uint32_t TBCEnable : 1;
uint32_t TimeStampEOF : 1;
uint32_t unimplemented2 : 14;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiTSCON;
// *****************************************************************************
//! Interrupt Vector Register
typedef union _REG_CiVEC {
struct {
uint32_t ICODE : 7;
uint32_t unimplemented1 : 1;
uint32_t FilterHit : 5;
uint32_t unimplemented2 : 3;
uint32_t TXCODE : 7;
uint32_t unimplemented3 : 1;
uint32_t RXCODE : 7;
uint32_t unimplemented4 : 1;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiVEC;
// *****************************************************************************
//! Interrupt Flags
typedef struct _CAN_INT_FLAGS {
uint32_t TXIF : 1;
uint32_t RXIF : 1;
uint32_t TBCIF : 1;
uint32_t MODIF : 1;
uint32_t TEFIF : 1;
uint32_t unimplemented1 : 3;
uint32_t ECCIF : 1;
uint32_t SPICRCIF : 1;
uint32_t TXATIF : 1;
uint32_t RXOVIF : 1;
uint32_t SERRIF : 1;
uint32_t CERRIF : 1;
uint32_t WAKIF : 1;
uint32_t IVMIF : 1;
} CAN_INT_FLAGS;
// *****************************************************************************
//! Interrupt Enables
typedef struct _CAN_INT_ENABLES {
uint32_t TXIE : 1;
uint32_t RXIE : 1;
uint32_t TBCIE : 1;
uint32_t MODIE : 1;
uint32_t TEFIE : 1;
uint32_t unimplemented2 : 3;
uint32_t ECCIE : 1;
uint32_t SPICRCIE : 1;
uint32_t TXATIE : 1;
uint32_t RXOVIE : 1;
uint32_t SERRIE : 1;
uint32_t CERRIE : 1;
uint32_t WAKIE : 1;
uint32_t IVMIE : 1;
} CAN_INT_ENABLES;
// *****************************************************************************
//! Interrupt Register
typedef union _REG_CiINT {
struct {
CAN_INT_FLAGS IF;
CAN_INT_ENABLES IE;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiINT;
// *****************************************************************************
//! Interrupt Flag Register
typedef union _REG_CiINTFLAG {
CAN_INT_FLAGS IF;
uint16_t word;
uint8_t byte[2];
} REG_CiINTFLAG;
// *****************************************************************************
//! Interrupt Enable Register
typedef union _REG_CiINTENABLE {
CAN_INT_ENABLES IE;
uint16_t word;
uint8_t byte[2];
} REG_CiINTENABLE;
// *****************************************************************************
//! Transmit/Receive Error Count Register
typedef union _REG_CiTREC {
struct {
uint32_t RxErrorCount : 8;
uint32_t TxErrorCount : 8;
uint32_t ErrorStateWarning : 1;
uint32_t RxErrorStateWarning : 1;
uint32_t TxErrorStateWarning : 1;
uint32_t RxErrorStatePassive : 1;
uint32_t TxErrorStatePassive : 1;
uint32_t TxErrorStateBusOff : 1;
uint32_t unimplemented1 : 10;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiTREC;
// *****************************************************************************
//! Diagnostic Register 0
typedef union _REG_CiBDIAG0 {
struct {
uint32_t NRxErrorCount : 8;
uint32_t NTxErrorCount : 8;
uint32_t DRxErrorCount : 8;
uint32_t DTxErrorCount : 8;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiBDIAG0;
// *****************************************************************************
//! Diagnostic Register 1
typedef union _REG_CiBDIAG1 {
struct {
uint32_t ErrorFreeMsgCount : 16;
uint32_t NBit0Error : 1;
uint32_t NBit1Error : 1;
uint32_t NAckError : 1;
uint32_t NFormError : 1;
uint32_t NStuffError : 1;
uint32_t NCRCError : 1;
uint32_t unimplemented1 : 1;
uint32_t TXBOError : 1;
uint32_t DBit0Error : 1;
uint32_t DBit1Error : 1;
uint32_t DAckError : 1;
uint32_t DFormError : 1;
uint32_t DStuffError : 1;
uint32_t DCRCError : 1;
uint32_t ESI : 1;
uint32_t unimplemented2 : 1;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiBDIAG1;
// *****************************************************************************
//! Transmit Event FIFO Control Register
typedef union _REG_CiTEFCON {
struct {
uint32_t TEFNEIE : 1;
uint32_t TEFHFIE : 1;
uint32_t TEFFULIE : 1;
uint32_t TEFOVIE : 1;
uint32_t unimplemented1 : 1;
uint32_t TimeStampEnable : 1;
uint32_t unimplemented2 : 2;
uint32_t UINC : 1;
uint32_t unimplemented3 : 1;
uint32_t FRESET : 1;
uint32_t unimplemented4 : 13;
uint32_t FifoSize : 5;
uint32_t unimplemented5 : 3;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiTEFCON;
// *****************************************************************************
//! Transmit Event FIFO Status Register
typedef union _REG_CiTEFSTA {
struct {
uint32_t TEFNotEmptyIF : 1;
uint32_t TEFHalfFullIF : 1;
uint32_t TEFFullIF : 1;
uint32_t TEFOVIF : 1;
uint32_t unimplemented1 : 28;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiTEFSTA;
// *****************************************************************************
//! Transmit Queue Control Register
typedef union _REG_CiTXQCON {
struct {
uint32_t TxNotFullIE : 1;
uint32_t unimplemented1 : 1;
uint32_t TxEmptyIE : 1;
uint32_t unimplemented2 : 1;
uint32_t TxAttemptIE : 1;
uint32_t unimplemented3 : 2;
uint32_t TxEnable : 1;
uint32_t UINC : 1;
uint32_t TxRequest : 1;
uint32_t FRESET : 1;
uint32_t unimplemented4 : 5;
uint32_t TxPriority : 5;
uint32_t TxAttempts : 2;
uint32_t unimplemented5 : 1;
uint32_t FifoSize : 5;
uint32_t PayLoadSize : 3;
} txBF;
uint32_t word;
uint8_t byte[4];
} REG_CiTXQCON;
// *****************************************************************************
//! Transmit Queue Status Register
typedef union _REG_CiTXQSTA {
struct {
uint32_t TxNotFullIF : 1;
uint32_t unimplemented1 : 1;
uint32_t TxEmptyIF : 1;
uint32_t unimplemented2 : 1;
uint32_t TxAttemptIF : 1;
uint32_t TxError : 1;
uint32_t TxLostArbitration : 1;
uint32_t TxAborted : 1;
uint32_t FifoIndex : 5;
uint32_t unimplemented3 : 19;
} txBF;
uint32_t word;
uint8_t byte[4];
} REG_CiTXQSTA;
// *****************************************************************************
//! FIFO Control Register
typedef union _REG_CiFIFOCON {
// Receive FIFO
struct {
uint32_t RxNotEmptyIE : 1;
uint32_t RxHalfFullIE : 1;
uint32_t RxFullIE : 1;
uint32_t RxOverFlowIE : 1;
uint32_t unimplemented1 : 1;
uint32_t RxTimeStampEnable : 1;
uint32_t unimplemented2 : 1;
uint32_t TxEnable : 1;
uint32_t UINC : 1;
uint32_t unimplemented3 : 1;
uint32_t FRESET : 1;
uint32_t unimplemented4 : 13;
uint32_t FifoSize : 5;
uint32_t PayLoadSize : 3;
} rxBF;
// Transmit FIFO
struct {
uint32_t TxNotFullIE : 1;
uint32_t TxHalfFullIE : 1;
uint32_t TxEmptyIE : 1;
uint32_t unimplemented1 : 1;
uint32_t TxAttemptIE : 1;
uint32_t unimplemented2 : 1;
uint32_t RTREnable : 1;
uint32_t TxEnable : 1;
uint32_t UINC : 1;
uint32_t TxRequest : 1;
uint32_t FRESET : 1;
uint32_t unimplemented3 : 5;
uint32_t TxPriority : 5;
uint32_t TxAttempts : 2;
uint32_t unimplemented4 : 1;
uint32_t FifoSize : 5;
uint32_t PayLoadSize : 3;
} txBF;
uint32_t word;
uint8_t byte[4];
} REG_CiFIFOCON;
// *****************************************************************************
//! FIFO Status Register
typedef union _REG_CiFIFOSTA {
// Receive FIFO
struct {
uint32_t RxNotEmptyIF : 1;
uint32_t RxHalfFullIF : 1;
uint32_t RxFullIF : 1;
uint32_t RxOverFlowIF : 1;
uint32_t unimplemented1 : 4;
uint32_t FifoIndex : 5;
uint32_t unimplemented2 : 19;
} rxBF;
// Transmit FIFO
struct {
uint32_t TxNotFullIF : 1;
uint32_t TxHalfFullIF : 1;
uint32_t TxEmptyIF : 1;
uint32_t unimplemented1 : 1;
uint32_t TxAttemptIF : 1;
uint32_t TxError : 1;
uint32_t TxLostArbitration : 1;
uint32_t TxAborted : 1;
uint32_t FifoIndex : 5;
uint32_t unimplemented2 : 19;
} txBF;
uint32_t word;
uint8_t byte[4];
} REG_CiFIFOSTA;
// *****************************************************************************
//! FIFO User Address Register
typedef union _REG_CiFIFOUA {
struct {
uint32_t UserAddress : 12;
uint32_t unimplemented1 : 20;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CiFIFOUA;
// *****************************************************************************
//! Filter Control Register
typedef union _REG_CiFLTCON_BYTE {
struct {
uint32_t BufferPointer : 5;
uint32_t unimplemented1 : 2;
uint32_t Enable : 1;
} bF;
uint8_t byte;
} REG_CiFLTCON_BYTE;
// *****************************************************************************
//! Filter Object Register
typedef union _REG_CiFLTOBJ {
CAN_FILTEROBJ_ID bF;
uint32_t word;
uint8_t byte[4];
} REG_CiFLTOBJ;
// *****************************************************************************
//! Mask Object Register
typedef union _REG_CiMASK {
CAN_MASKOBJ_ID bF;
uint32_t word;
uint8_t byte[4];
} REG_CiMASK;
// *****************************************************************************
// *****************************************************************************
/* MCP2517 Specific */
// *****************************************************************************
//! Oscillator Control Register
typedef union _REG_OSC {
struct {
uint32_t PllEnable : 1;
uint32_t unimplemented1 : 1;
uint32_t OscDisable : 1;
uint32_t unimplemented2 : 1;
uint32_t SCLKDIV : 1;
uint32_t CLKODIV : 2;
uint32_t unimplemented3 : 1;
uint32_t PllReady : 1;
uint32_t unimplemented4 : 1;
uint32_t OscReady : 1;
uint32_t unimplemented5 : 1;
uint32_t SclkReady : 1;
uint32_t unimplemented6 : 19;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_OSC;
// *****************************************************************************
//! I/O Control Register
typedef union _REG_IOCON {
struct {
uint32_t TRIS0 : 1;
uint32_t TRIS1 : 1;
uint32_t unimplemented1 : 2;
uint32_t ClearAutoSleepOnMatch : 1;
uint32_t AutoSleepEnable : 1;
uint32_t XcrSTBYEnable : 1;
uint32_t unimplemented2 : 1;
uint32_t LAT0 : 1;
uint32_t LAT1 : 1;
uint32_t unimplemented3 : 5;
uint32_t HVDETSEL : 1;
uint32_t GPIO0 : 1;
uint32_t GPIO1 : 1;
uint32_t unimplemented4 : 6;
uint32_t PinMode0 : 1;
uint32_t PinMode1 : 1;
uint32_t unimplemented5 : 2;
uint32_t TXCANOpenDrain : 1;
uint32_t SOFOutputEnable : 1;
uint32_t INTPinOpenDrain : 1;
uint32_t unimplemented6 : 1;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_IOCON;
// *****************************************************************************
//! CRC Regsiter
typedef union _REG_CRC {
struct {
uint32_t CRC : 16;
uint32_t CRCERRIF : 1;
uint32_t FERRIF : 1;
uint32_t unimplemented1 : 6;
uint32_t CRCERRIE : 1;
uint32_t FERRIE : 1;
uint32_t unimplemented2 : 6;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_CRC;
// *****************************************************************************
//! ECC Control Register
typedef union _REG_ECCCON {
struct {
uint32_t EccEn : 1;
uint32_t SECIE : 1;
uint32_t DEDIE : 1;
uint32_t unimplemented1 : 5;
uint32_t Parity : 7;
uint32_t unimplemented2 : 17;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_ECCCON;
// *****************************************************************************
//! ECC Status Register
typedef union _REG_ECCSTA {
struct {
uint32_t unimplemented1 : 1;
uint32_t SECIF : 1;
uint32_t DEDIF : 1;
uint32_t unimplemented2 : 13;
uint32_t ErrorAddress : 12;
uint32_t unimplemented3 : 4;
} bF;
uint32_t word;
uint8_t byte[4];
} REG_ECCSTA;
// *****************************************************************************
// *****************************************************************************
/* Register Reset Values */
// *****************************************************************************
/* can_fd_ubp */
// Control Register Reset Values up to FIFOs
#define N_CAN_CTRL_REGS 20
static uint32_t canControlResetValues[] = {
/* Address 0x000 to 0x00C */
#ifdef CAN_TXQUEUE_IMPLEMENTED
0x04980760, 0x003E0F0F, 0x000E0303, 0x00021000,
#else
0x04880760, 0x003E0F0F, 0x000E0303, 0x00021000,
#endif
/* Address 0x010 to 0x01C */
0x00000000, 0x00000000, 0x40400040, 0x00000000,
/* Address 0x020 to 0x02C */
0x00000000, 0x00000000, 0x00000000, 0x00000000,
/* Address 0x030 to 0x03C */
0x00000000, 0x00200000, 0x00000000, 0x00000000,
/* Address 0x040 to 0x04C */
0x00000400, 0x00000000, 0x00000000, 0x00000000
};
// FIFO Register Reset Values
#define N_CAN_FIFO_REGS (CAN_FIFO_TOTAL_CHANNELS*CiFIFO_OFFSET)
static uint32_t canFifoResetValues[] = {
0x00600400, 0x00000000, 0x00000000
};
// Filter Control Register Reset Values
#define N_CAN_FILTER_CTRL_REGS (CAN_FILTER_TOTAL/4)
static uint32_t canFilterControlResetValue = 0x00000000;
// Filter and Mask Object Reset Values
#define N_CAN_FILTER_OBJ_REGS (CAN_FILTER_TOTAL*CiFILTER_OFFSET)
static uint32_t canFilterObjectResetValues[] = {
0x00000000, 0x00000000
};
// *****************************************************************************
/* MCP2517 */
#ifdef MCP2517FD
#define N_MCP2517_CTRL_REGS 5
static uint32_t mcp2517ControlResetValues[] = {
0x00000460, 0x00000003, 0x00000000, 0x00000000, 0x00000000
};
#endif
#ifdef __cplusplus
}
#endif
#endif // _DRV_CANFDSPI_REGISTER_H