Skip to content

sks9691901/32bit-Floating-Point-ALU-using-Verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

42 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

32-bit-Floating-Point-ALU

Arithmetical Logical Unit (Gate Level Implimentation)

BLOCK DIAGRAM of ALU representing Input and Output ports ( VIVADO )

sch1

INSIDE BLOCK DIAGRAM ( different blocks to perform different operations )

Screenshot (58)

EXAMPLE

A = 32'b0_10000010_00111001100110011001101 ==============> +9.8 in decimal

B = 32'b0_10000001_00010011001100110011010 ==============> +4.3 in decimal

operation[2:0]

  000         =>   Addition
  
  001         =>   Substraction
  
  010         =>   Multiplication
  
  011         =>   Division

ADDITION

add

SUBTRACTION

sub

MULTIPLICATION

Mul

DIVISION

Div


By

SAURABH SINHA

10/05/2021

About

32bit Floating Point Arithmetical Logical Unit

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published