

Rev	Description	Date	Author
1.0	Initial Release.		Yan C. de Azeredo

Revision History

PCB

Fidutials

Mechanical Holes



PCB Elements

Semi USB Insterstage Interface Panels of FloripaSat-2 2U CubeSat


Copyright © 2020
by Universidade Federal de Santa Catarina.

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/>.

- Drawn by: Yan Castro de Azeredo
- Reviewers: Gabriel M. Marcelino and André M. P. Mattos
- Support: Gabriel M. Marcelino and André M. P. Mattos

Project Information

Semi USB Interstage Interface Panels




Full System Block Diagram

Title: 0_Architecture.SchDoc		
Size: A4	Project: 3_Interface_QuadUART.PrjPCB	Revision: 1.0
Date: 21/06/2020	Time: 11:49:20	Sheet 1 of 2
Drawn By: Yan Castro de Azeredo		Model: Engineering


UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900




Low pass LC filters for VPLL and VPHY



USB VBUS Filter



651005136421

Mini B USB 2.0
CN2

USB_SHIELD

Optional zero-ohm resistor for a DC path, or capacitor for a high-frequency path between shield and signal ground to minimize signal noise and provide EMC compatibility (to be tested if required).


Linear Voltage Regulator for VREGIN (LDO)

LDO specifications:

- DBV Package
- Fixed configuration
- Voltage Input (Min): 2.7 V
- Voltage Input (Max): 5.5V
- Voltage Output (Min): 3.3V
- Current Output: 200mA
- Dropout Voltage 112 mV at 200 mA


Capacitors configuration:

- Cin: 0.1uF (100nF)
- Cinr: 10nF
- Cff: 0F (fixed regulator)
- Cout: 4.7uF (recommended >2.2uF)




From FT4232H datasheet:

"If no EEPROM is connected (or the EEPROM is blank), the FT4232H will default to serial ports. The device uses its built-in default VID (0403), PID (6011) Product Description and Power Descriptor Value."





Decoupling Capacitors

I/O power (VCCIO)





FT4232H core power (VCORE)



FT4232HL-REEL

VREGIN	16	TX1
VREGOUT	17	RX1
VPHY	18	
VPLL	19	
VCORE	21	
VCORE	22	
VCORE	23	
VCCIO	24	
VCCIO	26	TX2
VCCIO	27	RX2
VCCIO	28	
VCCIO	29	
VCCIO	30	
VCCIO	32	
VCCIO	33	
VCCIO	34	
ADBUS0	38	TX3
ADBUS1	39	RX3
ADBUS2	40	
ADBUS3	41	
ADBUS4	43	
ADBUS5	44	
ADBUS6	45	
ADBUS7	46	
BDBUS0	48	TX4
BDBUS1	52	RX4
BDBUS2	53	
BDBUS3	54	
BDBUS4	55	
BDBUS5	57	
BDBUS6	58	
BDBUS7	59	
PWREN#	60	
SUSPEND#	36	



Testpoints for debugging IC
PWREN# = 0: Normal
operation.
PWREN# = 1: USB SUSPEND
mode or device has not been
configured.
SUSPEND#: Active low when
USB is in suspend mode.

Title: 3_Interface_QuadUART.SchDoc

Size: A4

Project: 3_Interface_QuadUART.PrjPCB

Revision: 1.0

Date: 21/06/2020

Time: 11:49:20

Sheet 2 of 2

Drawn By: Yan Castro de Azeredo

Model: Engineering

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900

