

Rev	Description	Date	Author
1.0	Initial Release.		Yan C. de Azeredo


### Revision History

#### PCB

#### Fidutials



#### Mechanical Holes



#### PCB Elements

Semi USB Interstage Interface Panels of FloripaSat-2 2U CubeSat


Copyright © 2020  
by Universidade Federal de Santa Catarina.

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit <http://creativecommons.org/licenses/by-sa/4.0/>.

- Drawn by: Yan Castro de Azeredo
- Reviewers: Gabriel M. Marcelino and André M. P. Mattos
- Support: Gabriel M. Marcelino and André M. P. Mattos

#### Project Information

## Semi USB Interstage Interface Panels






## Full System Block Diagram

Title: 0_Architecture.SchDoc		
Size: A4	Project: 3_Interface_QuadUART.PrjPCB	Revision: 1.0
Date: 21/06/2020	Time: 11:49:20	Sheet 1 of 2
Drawn By: Yan Castro de Azeredo		Model: Engineering

UFSC - SpaceLab  
University Campus - Trindade  
Dep. of Electrical Engineering - CTC  
Florianópolis, Santa Catarina, Brazil  
CEP: 88040 - 900




### Low pass LC filters for VPLL and VPHY






Optional zero-ohm resistor for a DC path, or capacitor for a high-frequency path between shield and signal ground to minimize signal noise and provide EMC compatibility (to be tested if required).

### Linear Voltage Regulator for VREGIN (LDO)


LDO specifications:  
 - DVFS Package  
 - Fixed configuration  
 - Voltage Input (Min): 2.7 V  
 - Voltage Input (Max): 5.5 V  
 - Voltage Output (Min): 3.3V  
 - Current Output: 200mA  
 - Dropout Voltage 112 mV at 200 mA  
 Capacitors configuration:  
 - Cin: 0.1uF (100nF)  
 - Cinr: 10nF  
 - Cff: 0F (fixed regulator)  
 - Cout: 4.7uF (recommended >2.2uF)



From FT4232H datasheet:  
 "If no EEPROM is connected (or the EEPROM is blank), the FT4232H will default to serial ports. The device uses its built-in default VID (0403), PID (6011) Product Description and Power Descriptor Value."



### Decoupling Capacitors



Title: 3\_Interface\_QuadUART.SchDoc

Size: A4 | Project: 3\_Interface\_QuadUART.PrjPCB | Revision: 1.0

Date: 21/06/2020 | Time: 11:49:20 | Sheet 2 of 2

Drawn By: Yan Castro de Azeredo | Model: Engineering

UFSC - SpaceLab  
 University Campus - Trindade  
 Dep. of Electrical Engineering - CTC  
 Florianópolis, Santa Catarina, Brazil  
 CEP: 88040 - 900

