


Rev	Description	Date (DD/MM/YY)	Author
1.0	Initial Release.	01/07/20	Yan C. de Azeredo
2.0	Adding fourth PCB "4_iip_closure" and "4_iip_camera" PCBs, updating mounting holes pads, block diagram, SpaceLab logo and layout of N°3 IIP board.	28/06/21	Yan C. de Azeredo

Revision History

Fiducials



Mechanical Holes



PCB Elements

Interstage Interface Panels for a 2U or 3U CubeSat


Copyright © 2021
by Universidade Federal de Santa Catarina.

This work is licensed under the CERN-OHL-S Open Hardware License version 2.
To view a copy of this license, visit
<https://ohwr.org/project/cernohl/wikis/Documents/CERN-OHL-version-2>.


- Designed by: Yan Castro de Azeredo
- Reviewers: Gabriel M. Marcelino and André M. P. Mattos
- Support: Gabriel M. Marcelino, André M. P. Mattos and Kleber Gouveia
- Mechanical validation: Edemar M. Filho and Caique S. M. Gomes

Project Information


Interstage Interface Panels





Full System Block Diagram

SpaceLab - Federal University of Santa Catarina			
Project: <i>3_iip_quad_uart.PrjPCB / [No Variations]</i>			
Title: <i>IIP Hardware Architecture</i>			
Designed by: <i>Yan Castro de Azeredo</i>			Project Code: <i>IIP</i>
Date: <i>7/1/2021</i>	Revision: <i>2.0</i>	Sheet <i>1</i> of <i>2</i>	Size: <i>A4</i>

Low pass LC filters for VPLL and VPHY



USB VBUS Filter



Optional zero-ohm resistor for a DC path, or capacitor for a high-frequency path between shield and signal ground to minimize signal noise and provide EMC compatibility (to be tested if required).


Linear Voltage Regulator for VREGIN (LDO)

LDO specifications:



- DBV Package
- Fixed configuration
- Voltage Input (Min): 2.7 V
- Voltage Input (Max): 5.5V
- Voltage Output (Min): 3.3V
- Current Output: 200mA
- Dropout Voltage 112 mV at 200 mA

Capacitors configuration:


- Cin: 0.1uF (100nF)
- Cinn: 10nF
- Cff: 0F (fixed regulator)
- Cout: 4.7uF (recommended >2.2uF)



Decoupling Capacitors



From FT4232H datasheet:
"If no EEPROM is connected (or the EEPROM is blank), the FT4232H will default to serial ports. The device uses its built-in default VID (0403), PID (6011) Product Description and Power Descriptor Value."



FT4232HL-REEL

SpaceLab - Federal University of Santa Catarina

Project: 3_iip_quad_uart.PrjPCB / [No Variations]

Title: IIP N3 Board Interfaces and FT4232 Circuit

Designed by: Yan Castro de Azeredo

Date: 7/1/2021


Revision: 2.0

Sheet 2 of 2


Project Code: IIPN3

Size: A4

PicoBlade header for board N.1



PicoBlade header for board N.2



Testpoints for debugging IC
PWREN# = 0: Normal operation.
PWREN# = 1: USB SUSPEND mode or device has not been configured.
SUSPEND#: Active low when USB is in suspend mode.

