




View from Front side (Scale 1.5)



View from Top side (Scale 1.5)



View from Back side (Scale 1.5)

#### Interstage Interface Panel N°1 "Charge" Hardware:


- Designed by: Yan C. de Azeredo.
- Reviewers: Gabriel M. Marcelino and Andre M. P. Mattos.
- Support: Edemar M. Filho.

Copyright © 2020 by Universidade Federal de Santa Catarina.


This hardware project is licensed under CERN Open Hardware License, version 2.

Github repository: <https://github.com/spacelab-ufsc/interface-board>


More info about SpaceLab: <https://spacelab.ufsc.br/>

SpaceLab - Federal University of Santa Catarina			
Project: Interstage Interface Panel N°1			
Title: Project info and board isometric views			
Designed by: Yan Castro de Azeredo			Project code: IIPN1
Date: 11/29/2020	Version: 1.0	Sheet 1 of 3	Sheet size: A4


View from Top side (Scale 1.5)




View from Bottom side (Scale 1.5)




View from Back side (Scale 1.5)




SpaceLab - Federal University of Santa Catarina			
Project: Interstage Interface Panels N°1			
Title: Assembly components and mechanical dimensions			
Designed by: Yan Castro de Azeredo			Project code: IIPN1
Date: 11/29/2020	Version: 1.0	Sheet 2 of 3	Sheet size: A4

### Layer Stack Legend


	Material	Layer	Thickness	Dielectric Material	Type	Gerber
		Top Overlay			Legend	GTO
	Surface Material	Top Solder	0.01mm	Solder Resist	Solder Mask	GTS
	Copper	Top Layer	0.04mm		Signal	GTL
			<b>1.50mm</b>	<b>FR-4</b>	<b>Dielectric</b>	
	Copper	Bottom Layer	0.04mm		Signal	GBL
	Surface Material	Bottom Solder	0.01mm	Solder Resist	Solder Mask	GBS
		Bottom Overlay			Legend	GBO
Total thickness: 1.59mm						

### Drill Drawing View (Scale 1.5)



### Drill Table

Symbol	Count	Hole Size	Plated	Hole Tolerance
☆	8	0.30mm	Plated	
△	3	0.90mm	Plated	
○	30	1.00mm	Plated	
□	4	3.20mm	Plated	
45 Total				

SpaceLab - Federal University of Santa Catarina			
Project: Interstage Interface Panel N°1			
Title: Layer stack and drill tables			
Designed by: Yan Castro de Azeredo			Project code: IIPN1
Date: 11/29/2020	Version: 1.0	Sheet 3 of 3	Sheet size: A4