Rev	Description	Date	Author
1.0	Initial Release.		Yan C. de Azeredo

Revision History

PCB

Fidutials

Mechanical Holes



PCB Elements

Semi USB Insterstage Interface Panels of FloripaSat-2 2U CubeSat

Copyright © 2020
by Universidade Federal de Santa Catarina.

This work is licensed under the Creative Commons Attribution-ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0/.

- Drawn by: Yan Castro de Azeredo
- Reviewers: Gabriel M. Marcelino
- Support: Gabriel M. Marcelino and André M. P. Mattos

Project Information



Full System Block Diagram

Title: 0_Architecture.SchDoc			
Size: A4	Project: 2_Interface_JTAG.PrjPCB		Revision:
Date: 01/06/2020	Time: 14:21:43	Sheet 1 of 2	
Drawn By: Yan Castro de Azeredo		Model: Engineering	

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900

FT4232H UART signals



JTAG and reduntant UART headers



Debug and programming interfaces



Title: 2_Interface_JTAG.SchDoc			
Size: A4	Project: 2_Interface_JTAG.PrjPCB		Revision: 1.0
Date: 01/06/2020	Time: 14:21:43	Sheet 2 of 2	
Drawn By: Yan Castro de Azeredo		Model: Engineering	

UFSC - SpaceLab
University Campus - Trindade
Dep. of Electrical Engineering - CTC
Florianópolis, Santa Catarina, Brazil
CEP: 88040 - 900

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	Top Overlay				
2	Top Solder	Solder Resist	0,010mm	3,5	
3	Top Layer	Copper	0,036mm		
4	Dielectric 1	FR-4	1,500mm	4,8	
5	Bottom Layer	Copper	0,036mm		
6	Bottom Solder	Solder Resist	0,010mm	3,5	
7	Bottom Overlay				



TITLE: SEMI USB N.2 BOARD		REV: 1.0	DATE: DD/MM/2020
MATERIAL: FR4	Silkscreen color: white	Project: IIP FloripaSat-2	
Board Tickness: 1.6mm	Layers: 02	Space Technology Research Laboraty Federal University of Santa Catarina	
PCB Surface: ENIG	Drawing: Yan C. de Azeredo	**SpaceLab UFSC**	




CN1
+
CN4
+


CN2
CN5
CN3


M1
Interstage Interface Panel
FD1 Board N.2 Rev 1.0
SpaceLab UFSC 2020
M2
FD2
TP1
JTAG/UART N3
TP2
JTAG/UART N4
2
1
14
13
+Z
-Y
-X
SPACE LAB
FLORIPASAT
UFSC
FD3 line limit
external
connectors
structure contact
area
M3
M4


M2
SpaceLab UFSC 2020
Interstage Interface Panel
Board N.2 Rev 1.0
M1
TP2
CN4
VCC
14
2
13
1
GND TCK
GND RX4 TX4 TCK TDO VCC
1
+Z
-Y
+X
CN5
JTAG4
TP1
CN2
UART
FT4232H
CN1
VCC
GND
Rx4
Tx4
Rx3
Tx3
GND TCK
GND RX3 TX3 TCK TDO VCC
CN3
JTAG3
M4
M3