SM.14416 16.384-WORD BY 4-BIT DYNAMIC RAM

AUGUST 1980 - REVISED FEBRUARY 1988

JD PACKAGE

- 16.384 × 4 Organization
- Single 5-V Supply (± 10% Tolerance)
- Performance Ranges

	ACCESS TIME ROW ADDRESS (MAX)	ACCESS TIME COLUMN ADDRESS (MAX)	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
'4416-12	120 ns	` 70 ns	230 ns	320 ns
4416-15	150 ns	80 ns	260 ns	330 ns
4416-20	200 ns	120 ns	330 ns	440 ns

Available Temperature Ranges with MIL-STD-883C Class B High-Reliability **Processing**

-S . . . -55°C to 100°C

0°C to 70°C -L...

- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - -Operation . . . 200 mW (Typ)
 - -Standby . . . 17.5 mW (Typ)
- SMOS (Scaled-MOS) N-Channel Technology

DQ1 🗆	2	17	DQ4
DQ2 🖸	3	16	CAS
⊽□	4	15	DO3
RAS [5	14	_A0
A6 🗖	6	13	A1
A5 🗆	7	12	A2
A4 🗆	8	11	A3
V _{DD} 🖸	9	10	□ A7

(TOP VIEW)

ति Ui®∏ Vss

PIN	NOMENCLATURE
A0-A7	Address Inputs
CAS	Column-Address Strobe
DQ1-DQ4	Data In/Data Out
G	Output Enable
RAS	Row-Address Strobe
V_{DD}	5-V Supply
VSS	Ground
W	Write Enable

description

The SMJ4416 is a Military high-speed, 65,536-bit, dynamic random-access memory organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The SMJ4416 features RAS access times to 150 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

SMOS technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. IDD peaks have been reduced to 60 mA typical, and a -1 V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1980, Texas Instruments Incorporated

hole rows on 7,62 mm (300-mil) centers.

chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain in the high-impedance state allowing a write cycle with \overline{G} grounded.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with \overline{RAS} in order to retain data. \overline{CAS} can remain high during the refresh sequence to conserve power. All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data in are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility. The SMJ4416 is offered in 18-pin 300-mil ceramic side-braze dual-in-line package. It is available in $-55\,^{\circ}$ C to 100 °C and 0 °C to 70 °C temperature ranges. Dual-in-line packages are designed for insertion in mounting-

data in (DQ1 through DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed write or read-modify-write, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 54/74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ and $t_{a(E)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high-impedance state. In an early write cycle, the output is always in the high-impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high-impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying tGHD.

output enable (G)

The \overline{G} signal controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high-impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers, putting them in the low-impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until \overline{G} or \overline{CAS} is brought high.

8

Military Products

TEXAS
INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless CAS is applied, the RAS-only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with RAS causes all bits in each row to be refreshed. CAS can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and RAS are applied to multiple 16K × 4 RAMs. CAS is then decoded to select the proper RAM.

power up


After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.





Military Products

Voltage on any pin except VDD and data out (see Note 1)	1.5 7 10 10 1
Voltage on VDD supply and data out with respect to VSS	– 1 V to 6 V
Voltage on VDD supply and data out with respect to VS3	50 mA
Short circuit output current	
Power dissipation	 1 W
Power dissipation	EE °C
Minimum operating free-air temperature: S version	– 55 C
L version	0°C
L Version	10000
Operating case temperature: S version	100 C
L version	70°C
L version	CE 0C += 1E00C
Storage temperature range	05-0 10 150-0
Otorogo tomporaria and	

- 1.5 V to 10 V

NOTE 1. All voltage values in this data sheet are with respect to VSS.



8-50

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\text{CAS}}$ is applied, the $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\text{RAS}}$ causes all bits in each row to be refreshed. $\overline{\text{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to set up and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and \overline{RAS} are applied to multiple $16K \times 4$ RAMs. \overline{CAS} is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for the dual-in-line package.



Military Products

absolute maximum ratings over operating temperature range (unless otherwise noted)

– 1.5 V to 10 V
– 1 V to 6 V
50 mA
1 W
– 55°C
o°C
100°C
65°C to 150°C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1. All voltage values in this data sheet are with respect to VSS.



8-52

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

recommended operating conditions

			S VERSION			L	J		
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{SS}	Supply voltage			0			0		V
- 30		V _{DD} = 4.5 V	2.4		4.8	2.4		4.8	v
VιΗ		$V_{DD} = 5.5 \text{ V}$			5.8	2.4		5.8	<u> </u>
VIL	Low-level input voltage		-0.6		0.8	-0.6		0.8	٧
TA	Operating free-air temperature		- 55			0			°C
T _C	Operating case temperature				100			70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 - 3. Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V. Test conditions must comprehend this occurrence.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

				IJ4416-15		SMJ4416-20			UNIT
	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP [†]	MAX	0
Vон	High-level output voltage	I _{OH} = -2 mA	2.4			2.4			>
VOL	Low-level output voltage	IOL = 4.2 mA			0.4			0.4	V
l _l	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			± 10	μΑ
lo	Output current (leakage)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V, CAS high			± 10			± 10	μА
lDD1‡	Average operating current during read or write cycle	At t _C = minimum cycle		40	48		35	42	mA
I _{DD2} ‡	Standby current (see Note 4)	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
lDD3‡	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high		25	40		21	34	mA
lDD4 [‡]	Average page-mode current	t _{C(P)} = minimum cycle, RAS low, CAS cycling		25	40		21	34	mΑ

 $^{^{\}dagger}$ All typical values are at T_C = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and recommended temparature range, _ 1 MH2§

		SMJ	4416	
	PARAMETER	TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	5	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	8	10	pF
C _i (W)	Input capacitance, write enable input		10	ρF
Ci/o	Input/output capacitance, data ports	8	10	pF

 $^{^{\}dagger}$ All typical values are at T_C = 25 °C and nominal supply voltages.

[§]These parameters are guaranteed but not tested.



[‡]IDD1-IDD4 are measured with open outputs.

NOTE 4. V_{IL} \geq -0.6 V on all inputs.

242445752			ALT.	SMJ4416-15		5 SMJ4416-20		UNIT
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONI
t _a (C)	Access time from CAS	$C_L = 100 \text{ pF},$ $I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$	tCAC		70		120	ns
t _{a(R)}	Access time from RAS	$t_{RLCL} = MAX,$ $C_{L} = 100 \text{ pF},$ $l_{OH} = -5 \text{ mA},$ $l_{OL} = 4.2 \text{ mA}$	tRAC		150		200	ns
t _a (G)	Access time after G low	$C_L = 100 \text{ pF},$ $I_{OH} = -5 \text{ mA},$ $I_{OL} = 4.2 \text{ mA}$			40		50	ns
[‡] dis(CH)	Output disable time after CAS high	C _L = 100 pF, I _{OH} = 5 mA, I _{OL} = 4.2 mA	^t OFF	0	30	0	40	ns
^t dis(G)	Output disable time after $\overline{\mathbf{G}}$ high	$^{\circ}$ CL = 100 pF, $_{OH}$ = -5 mA, $_{OL}$ = 4.2 mA		.0	30	o	40	ns

TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and recommended operating temperature range

		ALT.	SMJ44	116-15	SMJ4416-20		UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
t _C (P)	Page-mode cycle time	tPC	140		210		ns
t _C (rd)	Read cycle time [†]	tRC	260		330		ns
t _C (W)	Write cycle time	twc	260		330		ns
t _{c(rdW)}	Read-write/read-modify-write cycle time	tRWC	360		440		ns
tw(CH)	Pulse duration, CAS high (percharge time) [‡]	t _{CP}	50		80		ns
tw(CL)	Pulse duration, CAS low§	tCAS	70	5000	120	5000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	100		120		ns
tw(RL)	Pulse duration, RAS low¶	tRAS.	150	5000	200	5000	ns
tw(W)	Write pulse duration	twp	40		50		ns
tsu(CA)	Column-address setup time	tASC	0		0		ns
t _{su(RA)}	Row-address setup time	tASR	0		0		ns
t _{su(D)}	Data setup time	tDS	0		0		ns
t _{su(rd)}	Read-command setup time	tRCS	0		0		ns
t _{su} (WCH)	Write-command setup time before CAS high	tCWL	70		80		ns
t _{su} (WCH)R	Write-command setup time before CAS high for RMW cycles		60		80		ns
t _{su(RMW)R}	Write-command setup time before RAS high for RMW cycles		60		80		ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	70		80		ns
th(CLCA)	Column-address hold time after CAS low	tCAH	40		50		ns
th(RA)	Row-address hold time	tRAH	20		25		ns
th(RLCA)	Column-address hold time after RAS low	t _{AR}	110		130		ns
th(CLD)	Data hold time after CAS low	t _{DH}	50		80		ns
th(RLD)	Data hold time after RAS low	tDHR	130		160		ns
th(WLD)	Data hold time after W low	t _{DH}	40		50		ns
th(RHrd)	Read-command hold time after RAS high	tRRH	10		10		ns
th(CHrd)	Read-command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write-command hold time after CAS low	tWCH	50		80		ns
th(RLW)	Write-command hold time after RAS low	tWCR	130		160		. ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
^t CHRL	Delay time, CAS high to RAS low	tCRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	^t RSH	70		120		ns
	Delay time, CAS low to W low	tCWD	110		170		ns
tCLWL	(read-modify-write-cycle only)#	CVVD	1		<u> </u>		₩
	Delay time, RAS low to CAS low	tRCD	70	80	70	80	ns
^t RLCL	(maximum value specified only to guarantee access time)	יחכט	1		<u> </u>		
	Delay time, RAS low to W low	tRWD	190		250		ns
^t RLWL	(read-modify-write-cycle only)#	-nvvD	1		 		₩
¹WLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		5		ns
tGHD	Delay time, G high before data applied at DQ	ļ	30		40		ns
t _{rf}	Refresh time interval	tREF	1	4	<u> </u>	4	ms

[†] All cycle times assume t_f = 5 ns.

applying data to the device.



[‡]Page mode only.

[§]In a read-modify-write cycle, tCLWL and tsu(WCH) must be observed. Depending on the user's transition times, this may require additional CAS low time tw(CL).


In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition time, this may require additional RAS low time tw(RL).

These parameters are guaranteed but not tested.

*Necessary to insure G has disabled the output buffers prior to


PARAMETER MEASUREMENT INFORMATION Vcc IOH/IOL OUTPUT(S) OUTPUT REMAINING UNDER TEST INPUTS OPEN OPEN $C_L = 80 pF$ NOTE 5. Each input is tested separately FIGURE 1. INPUT CLAMP VOLTAGE TEST CIRCUIT FIGURE 2. EQUIVALENT LOAD CIRCUIT read cycle timing ٧н RAS **tCLRH** tw(CL) **tRLCL tRLCH** ٧н CAS tsu(CA) DON'T CARE th(RHrd) th(CHrd) tsu(rd) = DON'T CARE tdis(CH) ۷он VALID OUTPUT DQ VOL ta(R) tdis(G) ta(G) ٧н Ğ VIL 8-56 **INSTRUMENTS** POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

early write cycle timing





write cycle timing




8-58

8

Military Products



read-write/read-modify-write cycle timing






Military Products

page-mode read cycle timing NOTE 6. A write cycle or read-modify-write cycle can be intermixed with read cycles as long as the write and read-modify-write timing specifications are not violated. 동 ₹ ₹ - th(CHrd) tCLRH. CAS A0 - A7 RAS 8-60 INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

page-mode write cycle timing



TEXAS INSTRUMENTS
POST OFFICE BOX 225012 • DALLAS, TEXAS 75265


Military Products

8


8-62

This Material Copyrighted By Its Respective Manufacturer

POST OFFICE BOX 225012 . DALLAS, TEXAS 75265







tc(rd) - CYCLE TIME - ns

