Single Electron Transistor (SET) DATE PAGE

* SET- CMOS hybridigation SET logic CMOS logic Very stable and matured fabrication technology. / Scaling potential I Ultra low power dissipation I New functionalities V Room- Temp operation X Reproductibility at Nanoscale X Power dersity

X Low-Current drive (~ nA) X Sub 10 nm physical cimits 2

X Back ground charge effect process Variation at naposcal. · SET circult stack on cros platform 4 Functional and reterogeneous 3-D platform
4 Low cost, low thornal budget, improving yeild of Ic's. Jn hyberid SET-CMOS

SET SON local 9 nter connect

4 SET-CMOS for global 11. ond ensure compatibility was Addresses interface issues for man SET Logic Capability in driving voltage response, and power out room - temp (Img from pg-6,7)



* Basics of single electron Tunneling 4 SET: Electrons tunnel Endividually showingh thin insulating barriers. 4 Involves islands seperated by funnel junetion. is Coulumb blockade: Inhibits & & add / remove until voltage thrushold is reached. is aperates at very low temp due to temp sensitivity · capacitor stores emergy = EC = C x V/2. • To charge a capacitor by 1e grequires fetential diff. → V=e/c • The charging energy \rightarrow $E_{c} = cV^{2} = c(\frac{e}{2})^{2} = \frac{e^{2}}{2}$ condition of Ec>> kT · To pass current capacifier must be leaky not too leaky

Ctunnel in -> disharge time - st = RC - gram Heisenburg uncertainity principle: $-\Delta E \cdot \Delta t = e^{2} RC > \frac{1}{2}$ R#>h e2 very to contino electron C Img on pg, 17, 12)

 Vidyalekhan
 y In Image, when electron travels from 30 wolfage from the got wolfage from Vg = e 1) Quant lum dots -, exhibit quartized charge state and - Coulomb blockade affect frecise control of individual electrons. (Img-pg-13)

* SET background Control Gate Drain(D) Cz=2Cj+ Con+CB) Tuning Gate SET characteristics

IDS Vy Vos when electron passes to dot. Current increasing gets stable when there is columns blockado US IDS VOS -(Img- pg 16) (pg-17 just see)

sharp Commerce in current

Img-pg 18,19) Ima fg 21-26 SET- CMOS hybrid challenges o previous work limited to either, is low output voltages Low temp 13 parameters not as per actual device is neglected interconnects load at output. 1> spice cooling · Circuit co-simulation facilitates: schematic editor parameteric analysis formatting of output data save coding Hime Cur * SET logic (Investeer) design, analysis and simulation La Unipolar voltage response (usually a bipolar Front Supply and Brasing Voltages as per 22 nm planes bulk CMOS (800mV) Ly CUR Rt = IMA Ly at room temp (300K)



	o parameters
_	is operating temp Td 2/2 kBCs
_	1 A BCE
_	take, e/cz = 40kgT
_	
_	4 Voltage level & e/cz
_	
_	Rece ; 16 CL > CE, then Ch appects
	Printerling voltage gain Av = Cg/Co, also a fin of temp.
	7,75
	SET-1 Cgl Chi Churchina
_	Punneling V=0
	Vi J ₂ V ₀
	F2
	C92 # C2
	SET-2
	July 1 Punneling Vi=1
_	V/7=1
_	21 22 23
	(see graphs on pg 31,32,33)
	(Img pg-37)
	Delay 2 load at SET inverter output are dissectly proportionar
_	are discertly proportions.
_	
_	

Model of SETlayer on CMUS carries My motal 769 mm Dielectric I 59 nm 11/1/11 I Sum -> 3CT & Interconnects Hemetal I 63 mm Bulk 137 nm CMOS (Ima Pg-41) Enhance SET inverter deviving capability Lis Encrease Lunnel in capacitance (C;) (3 e 20 hote hence reduce SET inverter gain. 4 Decrease Rt. by connecting 3 mores for in parallel. 4 delay improved by more no, of parallel SET (Img pg-47)