

Single Electron Transistor (SET)

* SET-CMOS hybridization

SET logic

- ✓ Scaling potential
- ✓ Ultra low power dissipation
- ✓ New functionalities
- ✓ Room-Temp operation

- ✗ Reproducibility at Nanoscale
- ✗ Low-Current drive (\sim nA)
- ✗ Background charge effect

CMOS logic

- ✓ High gain and current drive
- ✓ High speed
- ✓ Very stable and matured fabrication technology.

- ✗ Power density
- ✗ Sub 10nm physical limits & process variation at nanoscale.

• SET circuit stack on CMOS platform

- ↳ Functional and heterogeneous 3-D platform
- ↳ Low cost, low thermal budget, improving yield of IC's.

• In hybrid SET-CMOS

- ↳ SET for local interconnect
- ↳ SET-CMOS for global " "

- ↳ ~~CMOS~~ CMOS — handles I/O operation, signal restoration, and ensure compatibility with

- ↳ Addresses interface issues for main SET logic capability in driving, voltage response, and power at room-temp.

(Img from Pg-6, 7)

* Basics of Single electron Tunneling

- ↳ SET: Electrons tunnel individually through thin insulating barriers.
- ↳ Involves islands separated by tunnel junctions.
- ↳ Coulomb blockade: Inhibits SE add/remove until voltage threshold is reached.
- ↳ operates at very low Temp due to Temp sensitivity.

- Capacitor stores energy $\rightarrow E_C = C \times V^2 / 2$
- To charge a capacitor by $1e$ requires potential diff. $\rightarrow V = e/c$
- The charging energy $\rightarrow E_C = C \frac{V^2}{2} = C \left(\frac{e}{2} \right)^2 = \frac{e^2}{2C}$
- To observe SET effects condition $\rightarrow E_C \gg kT$
- To pass current capacitor must be 'leaky' not too leaky (tunnel jn)
 - \rightarrow discharge time $-\Delta t = RC$
 - \rightarrow from Heisenberg uncertainty principle: $-\Delta E \cdot \Delta t = \frac{e^2}{2C} RC > \frac{\hbar}{2}$

$R_j > \frac{\hbar}{e^2}$

/

$C < \left(\frac{kT}{e} \right) \frac{1}{e}$

\downarrow very very high
 \downarrow to combine electron

(Imp on pg 11, 12)


↳ In Image, when electron travels from source to quantum dot. Then the ^{gate} voltage ~~is~~

$$V_g = \frac{e}{2C_{\text{dot}}}$$

↳ Quantum dots - exhibit quantized charge states and
- Coulomb blockade effect
- precise control of individual electrons.

(Img - pg-13)

* SET background



$$C_{\Sigma} = 2C_j + C_g + C_b$$

*

SET characteristics

↳ I_{DS} vs V_{GS} - sharp ~~rise~~ increase in current when electron passes to dot.

↳ I_{DS} vs V_{DS} - Current increasing, gets stable when there is Coulomb blockade.

(Img - pg 16) (pg-17 just see)

(Img - pg 18, 19)

(Img pg 21-26)

* SET-CMOS hybrid challenges

- previous work limited to either,
 - ↳ low output voltages
 - ↳ low temp
 - ↳ parameters not as per actual device
 - ↳ neglected interconnect load at output.
 - ↳ spice coding

• ~~Direct~~ Circuit co-simulation facilitates:

- ↳ schematic editor
- ↳ parametric analysis
- ↳ formatting of output data
- ↳ save coding time

* SET logic (Inverter) design, analysis and simulation.

SET uses

- ↳ Unipolar voltage response (usually a bipolar)
- ↳ Fixed supply and Biasing voltages as per 22nm planar bulk CMOS (800mV)
- ↳ ~~Req~~ $R_t = 1 \text{ M}\Omega$
- ↳ at room temp (300K)


Parameters

Operating Temp $T \propto \frac{e^2}{2k_B C_\Sigma}$
take, $\frac{e^2}{C_\Sigma} = 40k_B T$

Voltage level $\propto \frac{e}{C_\Sigma}$

max freq $\propto \frac{1}{R_t C_\Sigma}$; if $C_L > C_\Sigma$, then C_L affects freq.

Inverting voltage gain $A_v = C_g / C_g$, also a fn of temp.




(see graphs on pg 31, 32, 33)

(Img pg-37)

Delay & load at SET inverter output are directly proportional.

* Model of SET Layer on CMOS carries



(Img Pg - 41)

* Enhance SET inverter driving capability

- ↳ Increase tunnel junction capacitance (C_j) ($3e^{-20}$ to $7e^{-20}$) hence reduce SET inverter gain.
- ↳ Decrease R_t .
- ↳ delay can greatly be improved (87ps to 34ps) by connecting 3 inverter in parallel.
- ↳ delay improved by more no. of parallel SET.

(Img Pg - 47)