

Arhitektura i organizacija računara

VHDL opis kompleksnijih primera sa časova računskih vežbi

U ovom dokumentu dati su opisi dela primera sa časova računskih vežbi.

Materijal je namenjen za lakše praćenje računskih vežbi i potrebno ga je poneti na nastavu u obliku da po njemu može da se beleži.

Materijal nije namenjen za samostalno izučavanje predmetne materije. Kolekcija primera je delimična i ne sadrži sve primere sa časova, teoretsku podlogu, objašnjenja, komentare, crteže, alternative i diskusiju rešenja, a može da sadrži namerne (i/ili nenamerne) greške. Svi ovi dodatni elementi će biti dati na časovima računskih vežbi i samo uz njih se može dobiti potpun materijal pogodan za učenje.

- Deo 1 -

Primer 1. Jednobitni potpuni sabirač

```
01 ENTITY full_adder IS
02     PORT (a, b, c_in: IN BIT; s, c_out: OUT BIT);
03 END ENTITY full_adder;
04 ---
05 ARCHITECTURE truth_table OF full_adder IS
06 BEGIN
07     WITH BIT_VECTOR'(a, b, c_in) SELECT
08         (c_out, s) <= BIT_VECTOR'("00") WHEN "000",
09                     BIT_VECTOR'("01") WHEN "001",
10                     BIT_VECTOR'("01") WHEN "010",
11                     BIT_VECTOR'("10") WHEN "011",
12                     BIT_VECTOR'("01") WHEN "100",
13                     BIT_VECTOR'("10") WHEN "101",
14                     BIT_VECTOR'("10") WHEN "110",
15                     BIT_VECTOR'("11") WHEN "111";
16 END ARCHITECTURE truth_table;
```

Primer 2. Trobitni sabirač, strukturalni opis

```
01 ENTITY adder3b IS
02     PORT (op1, op2: IN bit_vector(2 DOWNTO 0);
03           cin: IN bit;
04           sum: OUT bit_vector(2 DOWNTO 0);
05           cout: OUT bit);
06 END ENTITY adder3b;
07
08 ARCHITECTURE struct OF adder3b IS
09     SIGNAL c01, c12: bit;
10 BEGIN
11     bit0: ENTITY work.full_adder(truth_table)
12         PORT MAP(a=>op1(0), b=>op2(0), c_in=>cin,
13                 s=>sum(0), c_out=>c01);
14     bit1: ENTITY work.full_adder(truth_table)
15         PORT MAP(op1(1), op2(1), c01, sum(1), c12);
16     bit2: ENTITY work.full_adder(truth_table)
17         PORT MAP(op1(2), op2(2), c12, sum(2), cout);
18 END ARCHITECTURE struct;
```

Primer 3. Testbench za trobitni sabirač

```
01 ENTITY adder3b_tb IS
02 END ENTITY adder3b_tb;
03 ARCHITECTURE tb OF adder3b_tb IS
04     SIGNAL sigA, sigB, sigC : bit_vector(2 DOWNTO 0);
05     SIGNAL c_in, c_out : bit;
06 BEGIN
07     uut: ENTITY adder3b(struct)
08         PORT MAP(
09             op1=>sigA,
10             op2=>sigB,
11             cin=>c_in,
12             sum=>sigC,
13             cout=>c_out
14         );
15     stimuli: PROCESS
16     BEGIN
17         sigA<="001";
18         sigB<="010";
19         c_in<='0';
20         WAIT FOR 1 ns;
21         sigA<="111";
22         sigB<="010";
23         c_in<='0';
24         WAIT FOR 1 ns;
25         sigA<="111";
26         sigB<="010";
27         c_in<='1';
28         WAIT FOR 1 ns;
29         --...
30     END PROCESS stimuli;
31 END ARCHITECTURE tb;
```

Primer 4. D flip-flop sa asinhronim i sa sinhronim resetom

```
01 ENTITY edge_triggered_Dff IS
02     PORT ( d: IN bit; clk: IN bit; clr: IN bit;
03           q: OUT bit);
```

```

04 END ENTITY edge_triggered_Dff;
05 -----
06 ARCHITECTURE asyncCLR OF edge_triggered_Dff IS
07 BEGIN
08     state_change: PROCESS (clk, clr) IS
09     BEGIN
10         IF clr='1' THEN
11             q<='0' AFTER 2ns;
12         ELSIF clk'EVENT and clk='1' THEN
13             q<=d AFTER 2ns;
14         end if;
15     END PROCESS state_change;
16 END ARCHITECTURE asyncCLR;
17
18 ARCHITECTURE syncCLR OF edge_triggered_Dff IS
19 BEGIN
20     state_change: PROCESS (clk, clr) IS
21     BEGIN
22         IF clk'event and clk='1' THEN
23             IF clr='1' THEN
24                 q<='0' AFTER 2ns;
25             ELSE
26                 Q<=D AFTER 2ns;
27             end if;
28         end if;
29     END PROCESS state_change;
30 END ARCHITECTURE syncCLR;

```

Primer 5. Multiplexer sa ekskluzivnom selekcijom

```

-----
01 LIBRARY ieee;
02 USE ieee.std_logic_1164.ALL;
03 -----
04 ENTITY muxEx IS
05 PORT (
06     a, b: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
07     sel: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
08     c: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
09 END muxEx;
10 -----
11 ARCHITECTURE example OF muxEx IS
12 BEGIN
13     PROCESS (a, b, sel)
14     BEGIN
15         IF (sel="00") THEN
16             c <= "00000000";
17         ELSIF (sel="01") THEN
18             c <= a;
19         ELSIF (sel="10") THEN
20             c <= b;
21         ELSE
22             c <= (OTHERS => 'Z');
23         END IF;
24     END PROCESS;
25 END ARCHITECTURE example;

```

Primer 6. Jednociфreni BCD brojač

```
01 ENTITY counter_ent IS
02     PORT (clr : IN BIT;
03           clk : IN BIT;
04           q   : OUT BIT_VECTOR(3 DOWNT0 0));
05 END ENTITY counter_ent;
06 -----
07 ARCHITECTURE counter_arch OF counter_ent IS
08     VARIABLE q_int : BIT_VECTOR(3 DOWNT0 0);
09     VARIABLE cq : BIT;
10 BEGIN
11     PROCESS (clr, clk)
12     BEGIN
13         IF clr='1' THEN
14             q_int := "0000";
15             cq := '0';
16         ELSIF clk'event and clk='1' THEN
17             cq := not cq;
18             IF cq='1' THEN
19                 CASE q_int IS
20                     WHEN "0000" => q_int <= "0001";
21                     WHEN "0001" => q_int <= "0010";
22                     WHEN "0010" => q_int <= "0011";
23                     WHEN "0011" => q_int <= "0100";
24                     WHEN "0100" => q_int <= "0101";
25                     WHEN "0101" => q_int <= "0110";
26                     WHEN "0110" => q_int <= "0111";
27                     WHEN "0111" => q_int <= "1000";
28                     WHEN "1000" => q_int <= "1001";
29                     WHEN OTHERS => q_int <= "0000";
30                 END CASE;
31             END IF;
32         END IF;
33     END PROCESS;
34     q <= q_int;
35 END counter_arch;
```

Primer 7. Brojač osnove 16

```
01 ENTITY counter IS
02     PORT (clk, reset: IN bit;
03           count : OUT natural);
04 END ENTITY counter;
05 -----
06 ARCHITECTURE behavior OF counter IS
07 BEGIN
08     incremter: PROCESS IS
09         VARIABLE count_value : natural := 0;
10     BEGIN
11         count <= count_value;
12         LOOP
13             LOOP
14                 WAIT UNTIL clk = '1' or reset = '1';
15                 EXIT WHEN reset = '1';
16                 count_value := (count_value + 1) mod 16;
17                 count <= count_value;
18             END LOOP;
19             count_value := 0;
```

```

20         count <= count_value;
21         WAIT UNTIL reset = '0';
22     END LOOP;
23 END PROCESS incrementer;
24 END ARCHITECTURE behavior;

```

Primer 8. Registar s paralelnim upisom i serijskim izlazom

```

01 ENTITY parallel_to_serial IS
02     GENERIC (n : integer := 8);
03     PORT (wr,clk: IN std_logic;
04           d_in: IN std_logic_vector(n-1 DOWNTO 0);
05           d_out: OUT std_logic);
06 END ENTITY parallel_to_serial;
07 ARCHITECTURE beh OF parallel_to_serial IS
08 BEGIN
09     PROCESS IS
10         VARIABLE int_storage: std_logic_vector(n-1 DOWNTO 0);
11     BEGIN
12         WAIT UNTIL wr='1';
13         int_storage:=d_in;
14         FOR i IN n-1 DOWNTO 0 LOOP
15             WAIT UNTIL clk'event and clk='1';
16             d_out<=int_storage(i);
17         END LOOP;
18         WAIT UNTIL clk'event and clk='1';
19         d_out<='Z';
20     END PROCESS;
21 END ARCHITECTURE beh;
22 -----
23 ENTITY parallel_to_serial_tb IS
24     GENERIC(width : integer := 4);
25 END ;
26
27 ARCHITECTURE parallel_to_serial_tb_arch OF parallel_to_serial_tb IS
28     SIGNAL wr      : std_logic ;
29     SIGNAL d_in    : std_logic_vector (width - 1 downto 0) ;
30     SIGNAL clk     : std_logic := '0';
31     SIGNAL d_out   : std_logic ;
32
33 BEGIN
34     DUT : ENTITY work.parallel_to_serial(beh)
35         GENERIC MAP (
36             n => width
37         )
38         PORT MAP (
39             wr => wr ,
40             d_in => d_in ,
41             clk => clk ,
42             d_out => d_out ) ;
43
44     clk <= not clk after 50 ns;
45
46     stimuli: process
47     BEGIN
48         d_in <= "0101";
49         wr<='1';
50         WAIT FOR 50 ns;
51         wr<='0';

```

```

52     WAIT FOR 600 ns;
53     d_in <= "1101";
54     wr<='1';
55     WAIT FOR 100 ns;
56     d_in<="0000";
57     WAIT FOR 500 ns;
58     END PROCESS stimuli;
59 END ;

```

Primer 9. Sinhroni 8b brojač sa dozvolom brojanja

```

01 LIBRARY IEEE;
02 USE IEEE.std_logic_1164.ALL;
03
04 ENTITY counter8 IS
05     PORT (
06         clk: IN STD_LOGIC;
07         reset: IN STD_LOGIC;
08         ce, load, dir: IN STD_LOGIC;
09         din: IN INTEGER RANGE 0 TO 255;
10         count: OUT INTEGER RANGE 0 TO 255
11     );
12 END counter8;
13
14 ARCHITECTURE counter8_arch OF counter8 IS
15 BEGIN
16
17     PROCESS (clk, reset)
18     VARIABLE counter: INTEGER RANGE 0 TO 255;
19     BEGIN
20         IF reset='1' THEN
21             counter := 0;
22         ELSIF clk='1' and clk'EVENT THEN
23             IF load='1' THEN
24                 counter := din;
25             ELSE
26                 IF ce='1' THEN
27                     IF dir='1' THEN
28                         IF counter =255 THEN
29                             counter := 0;
30                         ELSE
31                             counter := counter + 1;
32                         END IF;
33                     ELSE
34                         IF counter =0 THEN
35                             counter := 255;
36                         ELSE
37                             counter := counter - 1;
38                         END IF;
39                     END IF;
40                 END IF;
41             END IF;
42         END IF;
43     END IF;
44     count <= counter;
45 END PROCESS;
46
47 END counter8_arch;

```