Univerzitet u Nišu Elektronski fakultet Katedra za Računarstvo

Arhitektura i organizacija računara

VHDL opis kompleksinijih primera sa časova računskih vežbi

U ovom dokumentu dati su opisi dela primera sa časova računskih vežbi.

Materijal je namenjen za lakše praćenje računskih vežbi i potrebno ga je poneti na nastavu u obliku da po njemu može da se beleži.

Materijal nije namenjen za samostalno izučavanje predmetne materije. Kolekcija primera je delimična i ne sadrži sve primere sa časova, teoretsku podlogu, objašnjenja, komentare, crteže, alternative i diskusiju rešenja, a može da sadrži namerne (i/ili nenamerne) greške. Svi ovi dodatni elementi će biti dati na časovima računskih vežbi i samo uz njih se može dobiti potpun materijal pogodan za učenje.

- Deo 1 -

Primer 1. Jednobitni potpuni sabirač

```
01 ENTITY full adder IS
     PORT (a, b, c in: IN BIT; s, c out: OUT BIT);
03 END ENTITY full adder;
05 ARCHITECTURE truth table OF full adder IS
07
     WITH BIT VECTOR'(a, b, c in) SELECT
08
                              BIT VECTOR'("00") WHEN "000",
            (c out, s) <=
09
                              BIT VECTOR' ("01") WHEN "001",
                              BIT VECTOR'("01") WHEN "010",
10
                              BIT VECTOR'("10") WHEN "011",
11
12
                              BIT VECTOR' ("01") WHEN "100",
                              BIT VECTOR' ("10") WHEN "101",
13
                              BIT VECTOR' ("10") WHEN "110",
14
                              BIT VECTOR' ("11") WHEN "111";
16 END ARCHITECTURE truth table;
```

Primer 2. Trobitni sabirač, strukturalni opis

```
01 ENTITY adder3b IS
     PORT (op1, op2: IN bit vector(2 DOWNTO 0);
03
                 cin: IN bit;
04
                 sum: OUT bit vector(2 DOWNTO 0);
0.5
                 cout: OUT bit);
06 END ENTITY adder3b;
07
08 ARCHITECTURE struct OF adder3b IS
    SIGNAL c01, c12: bit;
09
10 BEGIN
11
    bit0: ENTITY work.full adder(truth table)
12
           PORT MAP(a=>op1(0), b=>op2(0), c in=>cin,
                    s=>sum(0), c out=>c01);
13
    bit1: ENTITY work.full adder(truth table)
14
           PORT MAP (op1 (1), op2 (1), c01, sum (1), c12);
15
     bit2: ENTITY work.full adder(truth table)
16
            PORT MAP(op1(2), op2(2), c12, sum(2), cout);
17 END ARCHITECTURE struct;
```

Primer 3. Testbench za trobitni sabirač

```
01 ENTITY adder3b tb IS
02 END ENTITY adder3b_tb;
03 ARCHITECTURE tb OF adder3b tb IS
04
      SIGNAL sigA, sigB, sigC : bit vector(2 DOWNTO 0);
05
      SIGNAL c in, c out : bit;
06 BEGIN
07 uut: ENTITY adder3b(struct)
08
            PORT MAP (
09
                  op1=>sigA,
10
                  op2 = > sigB,
11
                  cin=>c in,
12
                  sum=>sigC,
13
                  cout=>c out
14
            );
15
    stimuli: PROCESS
16
    BEGIN
17
            sigA<="001";
            sigB<="010";
18
            c in<='0';
19
20
            WAIT FOR 1 ns;
21
            sigA<="111";
22
            sigB<="010";
23
            c in<='0';
24
            WAIT FOR 1 ns;
25
            siqA<="111";
            sigB<="010";
26
27
            c in<='1';
            WAIT FOR 1 ns;
28
29
            --...
     END PROCESS stimuli;
31 END ARCHITECTURE tb;
```

Primer 4. D flip-flop sa asinhronim i sa sinhronim resetom

```
04 END ENTITY edge triggered Dff;
06 ARCHITECTURE asyncCLR OF edge triggered Dff IS
07 BEGIN
08
    state change: PROCESS (clk, clr) IS
09
    BEGIN
          IF clr='1' THEN
10
11
                 q<='0' AFTER 2ns;
           ELSIF clk'EVENT and clk='1' THEN
13
                 q<=d AFTER 2ns;
14
           end if;
15
    END PROCESS state change;
16 END ARCHITECTURE asyncCLR;
18 ARCHITECTURE syncCLR OF edge triggered Dff IS
19 BEGIN
    state_change: PROCESS (clk, clr) IS
20
21
    BEGIN
22
           IF clk'event and clk='1' THEN
23
                 IF clr='1' THEN
24
                       q<='0' AFTER 2ns;
25
                 ELSE
26
                       Q<=D AFTER 2ns;
27
                 end if;
28
           end if;
29
    END PROCESS state change;
30 END ARCHITECTURE syncCLR;
```

Primer 5. Multiplekser sa ekskluzivnom selekcijom

```
01 LIBRARY ieee;
02 USE ieee.std_logic_1164.ALL;
04 ENTITY muxEx IS
05 PORT (
   a, b: IN STD LOGIC VECTOR(7 DOWNTO 0);
07
    sel: IN STD_LOGIC_VECTOR(1 DOWNTO 0);
08
    c: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
09 END muxEx;
11 ARCHITECTURE example OF muxEx IS
12 BEGIN
13 PROCESS (a, b, sel)
14
    BEGIN
15
           IF (sel="00") THEN
                c <= "00000000";
16
17
           ELSIF (sel="01") THEN
18
                c <= a;
           ELSIF (sel="10") THEN
19
20
                 c <= b;
21
           ELSE
22
                 c <= (OTHERS => 'Z');
23
           END IF;
24
    END PROCESS;
25 END ARCHITECTURE example;
```

Primer 6. Jednocifreni BCD brojač

```
01 ENTITY counter ent IS
02 PORT (clr : IN BIT;
         clk : IN BIT;
0.3
0.4
           q : OUT BIT VECTOR (3 DOWNTO 0));
05 END ENTITY counter ent;
06 -----
07 ARCHITECTURE counter arch OF counter ent IS
      VARIABLE q_int : BIT_VECTOR(3 DOWNTO 0);
08
09
      VARIABLE cq : BIT;
10 BEGIN
11
    PROCESS (clr, clk)
12
     BEGIN
13
                  IF clr='1' THEN
                     q int := "0000";
14
15
                     cq := '0';
16
                   ELSIF clk'event and clk='1' THEN
17
                     cq := not cq;
18
                     IF cq='1' THEN
19
                         \textbf{CASE} \ q\_\texttt{int} \ \textbf{IS}
20
                           WHEN "0000" => q int <= "0001";</pre>
21
                           WHEN "0001" => q_int <= "0010";</pre>
22
                           WHEN "0010" => q_int <= "0011";</pre>
23
                           WHEN "0011" => q_int <= "0100";
24
                           WHEN "0100" => q int <= "0101";</pre>
25
                           WHEN "0101" => q int <= "0110";</pre>
                           WHEN "0110" => q int <= "0111";</pre>
26
27
                           WHEN "0111" => q int <= "1000";</pre>
                           WHEN "1000" => q int <= "1001";</pre>
28
                           WHEN OTHERS => q int <= "0000";</pre>
29
30
                   END CASE:
31
                    END IF;
32
                  END IF;
33
     END PROCESS;
34
     q <= q int;
35 END counter arch;
```

Primer 7. Brojač osnove 16

```
01 ENTITY counter IS
02 PORT (clk, reset: IN bit;
03
                count : OUT natural);
04 END ENTITY counter;
06 ARCHITECTURE behavior OF counter IS
07 BEGIN
08 incrementer: PROCESS IS
09
     VARIABLE count value : natural := 0;
10 BEGIN
11
           count <= count value;</pre>
12
           LOOP
13
                  LOOP
                       WAIT UNTIL clk = '1' or reset = '1';
14
                       EXIT WHEN reset = '1';
15
16
                       count value := (count value + 1) mod 16;
17
                       count <= count value;</pre>
18
                 END LOOP;
                 count value := 0;
```

Primer 8. Registar s paralelnim upisom i serijskim izlazom

```
01 ENTITY parallel to serial IS
      GENERIC (n : integer := 8);
03
      PORT (wr,clk: IN std logic;
04
             d in: IN std logic vector(n-1 DOWNTO 0);
05
               d out: OUT std logic);
06 END ENTITY parallel to serial;
07 ARCHITECTURE beh OF parallel to serial IS
08 BEGIN
09
     PROCESS IS
10
            VARIABLE int storage: std logic vector(n-1 DOWNTO 0);
    BEGIN
11
12
            WAIT UNTIL wr='1';
13
            int storage:=d in;
            FOR i IN n-1 DOWNTO 0 LOOP
15
                  WAIT UNTIL clk'event and clk='1';
                  d out<=int storage(i);</pre>
16
17
            END LOOP;
18
            WAIT UNTIL clk'event and clk='1';
19
            d out<='Z';</pre>
     END PROCESS;
20
21 END ARCHITECTURE beh;
23 ENTITY parallel to serial tb IS
      GENERIC (width : integer := 4);
25 END ;
26
27 ARCHITECTURE parallel_to_serial_tb_arch OF parallel_to_serial_tb IS
     SIGNAL wr : std \overline{\log ic} ;
29
     SIGNAL d in : std_logic_vector (width - 1 downto 0) ;
     SIGNAL clk : std logic := '0';
30
31
     SIGNAL d out : std logic ;
32
33 BEGIN
34
    DUT : ENTITY work.parallel to serial (beh)
35
      GENERIC MAP (
        n => width
36
37
       PORT MAP (
38
        wr => wr
              => d in ,
39
         d in
         \overline{clk} \Rightarrow clk
40
41
         d out => d out
                           ) ;
42
43
    clk <= not clk after 50 ns;
44
45
46
    stimuli: process
47
    BEGIN
          d in <= "0101";
48
49
          wr<='1';
50
          WAIT FOR 50 ns;
51
          wr<='0';
```

Primer 9. Sinhroni 8b brojač sa dozvolom brojanja

```
01 LIBRARY IEEE;
02 USE IEEE.std_logic_1164.ALL;
04 ENTITY counter8 IS
05 PORT (
06
      clk: IN STD LOGIC;
      reset: IN STD LOGIC;
      ce, load, dir: IN STD LOGIC;
      din: IN INTEGER RANGE 0 TO 255;
09
      count: OUT INTEGER RANGE 0 TO 255
10
11
12
    );
13 END counter8;
15 ARCHITECTURE counter8 arch OF counter8 IS
16 BEGIN
18 PROCESS (clk, reset)
19 VARIABLE counter: INTEGER RANGE 0 TO 255;
20 BEGIN
    IF reset='1' THEN
       counter := 0;
   ELSIF clk='1' and clk'EVENT THEN
   IF load='1' THEN
25
          counter := din;
      ELSE
26
27
          IF ce='1' THEN
28
             IF dir='1' THEN
29
              IF counter =255 THEN
                  counter := 0;
31
               ELSE
                  counter := counter + 1;
               END IF;
33
34
             ELSE
35
               IF counter =0 THEN
36
                  counter := 255;
37
               ELSE
38
                 counter := counter - 1;
39
               END IF;
40
             END IF;
41
          END IF;
42
      END IF;
43 END IF;
44
    count <= counter;</pre>
45 END PROCESS;
46
47 END counter8_arch;
```