

8255A/8255A-5

Programmable peripheral interface

a. Pin configuration

b. 8255A block diagram





c. Pin names

d. Mode definition summary

D ₇ -D ₀	Data Bus (Bi-Directional)
RESET	Reset Input
ভে	Chip Select
RD	Read Input
WA	Write Input
A0, A1	Port Address
PA7-PA0	Port A (BIT)
PB7-PB0	Port B (BIT)
PC7-PC0	Port C (BIT)
V _{CC}	+ 5 Volts
GND	0 Volts

	MODE 0		
	IN	OUT	
PA ₀	IN	OUT	
PA ₁	IN	OUT	
PA ₂	IN	OUT	
PA ₃	IN	OUT	
PA ₄	IN	OUT	
PA ₅	IN	OUT	
PA ₆	IN	OUT	
PA ₇	IN	OUT	
PB ₀	IN	OUT	
PB ₁	IN	OUT	
PB ₂	IN	OUT	
PB ₃	IN	OUT	
PB ₄	IN	OUT	
PB ₅	ŧΝ	OUT	
PB ₆	١N	OUT	
PB ₇	ίN	OUT	
PC ₀	IN	OUT	
PC₁	ίΝ	OUT	
PC ₂	₽N	OUT	
PC ₃	١N	OUT	
PC ₄	!N	OUT	
PC ₅	!N	OUT	
PC ₆	١N	OUT	
PC ₇	ΙN	OUT	

MODE 1			
IN	OUT		
₽N	· OUT		
iN	OUT		
łN	OUT		
IN	OUT		
iN	OUT		
Ž	OUT		
INTRB	INTRB		
IBFB	OBF _B		
STBB	ACKB		
INTRA	INTRA		
STB _A	1/0		
IBFA	1/0		
1/0	ACK _A		
1/0	OBFA		

MODE 2	
GROUP A ONLY	
\leftrightarrow	
\longleftrightarrow	
←	
←→	
←→	
)
—	
	1
	J
1/0	
1/0	
1/0	
INTR _A STB _A	
I IRF.	
ACK _A OBF _A	
UBFA	

MODE 0 OR MODE 1 ONLY


e. 8255 Basic operation

RD	WR	CS	$\mathbf{A_1}$	\mathbf{A}_0	Input (Read) cycle
0	1	0	0	0	Port A to Data bus
0	1	0	0	1	Port B to Data bus
0	1	0	1	0	Port C to Data bus
0	1	0	1	1	CWR to Data bus


RD	WR	cs	$\mathbf{A_1}$	\mathbf{A}_0	Output (Write) cycle
1	0	0	0	0	Data bus to Port A
1	0	0	0	1	Data bus to Port B
1	0	0	1	0	Data bus to Port C
1	0	0	1	1	Data bus to CWR

RD	WR	CS	$\mathbf{A_1}$	\mathbf{A}_0	Function
X	X	1	X	X	Data bus tristated
1	1	0	\mathbf{X}	\mathbf{X}	Data bus tristated


g. Control word format




f. Basic mode definitions and bus interface




h. Bit set/reset format – port C




i. Input control signal definitions in Mode 1




j. Output control signal definitions in Mode 1



k. Control signal definitions Mode 2



1. Mode 1 status word



m. Mode 2 status word

