


Programmable interrupt controller

a. Pin configuration

CS ⁻	1	28	V _{CC}
WR ⁻	2	27	A ₀
RD ⁻	3	26	INTA ⁻
D ₇	4	25	IR7
D ₆	5	24	IR6
D ₅	6	23	IR5
D ₄	7	22	IR4
D ₃	8	21	IR3
D ₂	9	20	IR2
D ₁	10	19	IR1
D ₀	11	18	IR0
CAS ₀	12	17	INT
CAS ₁	13	16	SP ⁻ /EN ⁻
GND	14	15	CAS ₂

b. 8259A block diagram




c. Pin names *

D ₀ -D ₇	Data bus – bidirectional
IR ₀ -IR ₇	Interrupt request inputs
RD ⁻	Read input
WR ⁻	Write input
A ₀	Command select address
CS ⁻	Chip select
CAS ₂ -CAS ₀	Cascade lines
SP ⁻ /EN ⁻	Slave program/enable buffer
INT	Interrupt output
INTA ⁻	Interrupt acknowledge input

* x⁻ je isto što i \bar{X} , X/Y⁻ je isto što i X/ \bar{Y}

d. Initialization sequence




e. 8259 Basic operation

A0	D4	D3	RD ⁻	WR ⁻	CS ⁻	Input operation (read)
0			0	1	0	IRR, ISR or Interrupting Level -> Data bus (Note 1)
1			0	1	0	IMR -> Data bus
						Output operation (write)
0	0	0	1	0	0	Data bus -> OCW2
0	0	1	1	0	0	Data bus -> OCW3
0	1	X	1	0	0	Data bus -> ICW1
1	X	X	1	0	0	Data bus -> OCW1,ICW2,ICW3,ICW4(Note 2)
						Disable function
X	X	X	1	1	0	Data bus - 3 state (no operation)
X	X	X	X	X	1	Data bus - 3 state (no operation)

Note 1 – Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the read operation

Note 2 – On-chip sequencer logic queues these commands into proper sequence

f. OCW1, A0=1



g. OCW2, A0=0


D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
R	SL	EOI	0	0	L ₂	L ₁	L ₀

R	SL	EOI	
0	0	1	Non-specific EOI command
0	1	1	*Specific EOI command
1	0	1	Rotate on non-specific EOI command
1	0	0	Rotate in automatic EOI mode (clear)
0	0	0	Rotate in automatic EOI mode (clear)
1	1	1	*Rotate on specific EOI command
1	1	0	*Set priority command
0	1	0	No operation


L ₂	L ₁	L ₀	
0	0	0	IR level 0
0	0	1	IR level 1
0	1	0	IR level 2
0	1	1	IR level 3
1	0	0	IR level 4
1	0	1	IR level 5
1	1	0	IR level 6
1	1	1	IR level 7

*L₀-L₂ are used.

h. OCW3, A0=0



i. ICW1, A0=0



j. ICW2, A0=1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
A ₇	A ₆	A ₅	A ₄	A ₃	X	X	X

Interrupt	A ₇	A ₆	A ₅	A ₄	A ₃			
IR0	A ₇	A ₆	A ₅	A ₄	A ₃	0	0	0
IR1	A ₇	A ₆	A ₅	A ₄	A ₃	0	0	1
IR2	A ₇	A ₆	A ₅	A ₄	A ₃	0	1	0
IR3	A ₇	A ₆	A ₅	A ₄	A ₃	0	1	1
IR4	A ₇	A ₆	A ₅	A ₄	A ₃	1	0	0
IR5	A ₇	A ₆	A ₅	A ₄	A ₃	1	0	1
IR6	A ₇	A ₆	A ₅	A ₄	A ₃	1	1	0
IR7	A ₇	A ₆	A ₅	A ₄	A ₃	1	1	1

k. ICW3 master, A0=1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
S ₇	S ₆	S ₅	S ₄	S ₃	S ₂	S ₁	S ₀

l. ICW3 slave, A0=1

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
0	0	0	0	0	ID ₂	ID ₁	ID ₀

Slave identification with ICW3

Master IR number	ID ₂	ID ₁	ID ₀
IR7	1	1	1
IR6	1	1	0
IR5	1	0	1
IR4	1	0	0
IR3	0	1	1
IR2	0	1	0
IR1	0	0	1
IR0	0	0	0

m. ICW4, A0=1

