



8255A/8255A-5

Programmable peripheral interface

a. Pin configuration



b. 8255A block diagram



c. Pin names

D7-D0	Data Bus (Bi-Directional)
RESET	Reset Input
CS	Chip Select
RD	Read Input
WR	Write Input
A0, A1	Port Address
PA7-PA0	Port A (BIT)
PB7-PB0	Port B (BIT)
PC7-PC0	Port C (BIT)
VCC	+ 5 Volts
GND	0 Volts

d. Mode definition summary

	MODE 0		MODE 1		MODE 2	
	IN	OUT	IN	OUT	GROUP A ONLY	
PA ₀	IN	OUT	IN	OUT	↔	
PA ₁	IN	OUT	IN	OUT	↔	
PA ₂	IN	OUT	IN	OUT	↔	
PA ₃	IN	OUT	IN	OUT	↔	
PA ₄	IN	OUT	IN	OUT	↔	
PA ₅	IN	OUT	IN	OUT	↔	
PA ₆	IN	OUT	IN	OUT	↔	
PA ₇	IN	OUT	IN	OUT	↔	
PB ₀	IN	OUT	IN	OUT	---	
PB ₁	IN	OUT	IN	OUT	---	
PB ₂	IN	OUT	IN	OUT	---	
PB ₃	IN	OUT	IN	OUT	---	
PB ₄	IN	OUT	IN	OUT	---	
PB ₅	IN	OUT	IN	OUT	---	
PB ₆	IN	OUT	IN	OUT	---	
PB ₇	IN	OUT	IN	OUT	---	
PC ₀	IN	OUT	INTR _B	INTR _B	I/O	
PC ₁	IN	OUT	IBF _B	OBFB _B	I/O	
PC ₂	IN	OUT	STB _B	ACK _B	I/O	
PC ₃	IN	OUT	INTR _A	INTR _A	INTR _A	
PC ₄	IN	OUT	STB _A	I/O	STB _A	
PC ₅	IN	OUT	IBF _A	I/O	IBF _A	
PC ₆	IN	OUT	I/O	ACK _A	ACK _A	
PC ₇	IN	OUT	I/O	OBFA _A	OBFA _A	


e. 8255 Basic operation

\overline{RD}	\overline{WR}	\overline{CS}	A_1	A_0	Input (Read) cycle
0	1	0	0	0	Port A to Data bus
0	1	0	0	1	Port B to Data bus
0	1	0	1	0	Port C to Data bus
0	1	0	1	1	CWR to Data bus


\overline{RD}	\overline{WR}	\overline{CS}	A_1	A_0	Output (Write) cycle
1	0	0	0	0	Data bus to Port A
1	0	0	0	1	Data bus to Port B
1	0	0	1	0	Data bus to Port C
1	0	0	1	1	Data bus to CWR

\overline{RD}	\overline{WR}	\overline{CS}	A_1	A_0	Function
X	X	1	X	X	Data bus tristated
1	1	0	X	X	Data bus tristated


f. Basic mode definitions and bus interface




g. Control word format




h. Bit set/reset format – port C




i. Input control signal definitions in Mode 1




j. Output control signal definitions in Mode 1



k. Control signal definitions Mode 2



1. Mode 1 status word



m. Mode 2 status word

