Skip to content
This repository has been archived by the owner on Dec 1, 2018. It is now read-only.

Brnch:pre master Trgt:chisel

Matthew Feldman edited this page Apr 18, 2018 · 218 revisions

Time elapsed: 38 minutes, 4 seconds

Flags: --multifile=4 --instrument --synth

Results

Unit

Chisel.Unit.ArbitraryLambda: Pass
Chisel.Unit.BasicCondFSM: Pass
Chisel.Unit.BasicFSM: Pass
Chisel.Unit.BlockReduce1D: Pass
Chisel.Unit.BlockReduce2D: Pass
Chisel.Unit.Breakpoint: Pass
Chisel.Unit.BubbledWriteTest: Pass
Chisel.Unit.ChangingCtrMax: Pass
Chisel.Unit.CompactingFifo: Pass
Chisel.Unit.CtrlEnable: Pass
Chisel.Unit.DeviceMemcpy: Pass
Chisel.Unit.DiagBanking: Pass
Chisel.Unit.DotProductFSM: Pass
Chisel.Unit.FifoLoadSRAMStore: Pass
Chisel.Unit.FifoLoadStore: Pass
Chisel.Unit.FifoPushPop: Pass
Chisel.Unit.FifoStackFSM: Pass
Chisel.Unit.FixPtInOutArg: Pass
Chisel.Unit.FixPtMem: Pass
Chisel.Unit.FloatBasics: Pass
Chisel.Unit.HugeTileLoadStore: Pass
Chisel.Unit.IndirectLoad: Pass
Chisel.Unit.InOutArg: Pass
Chisel.Unit.LaneMaskPar: Pass
Chisel.Unit.LittleTypeTest: Pass
Chisel.Unit.LUTTest: Pass
Chisel.Unit.MaskedWrite: Pass
Chisel.Unit.Memcpy2D: Pass
Chisel.Unit.MemTest1D: Pass
Chisel.Unit.MemTest2D: Pass
Chisel.Unit.MixedIOTest: Pass
Chisel.Unit.MultiWriteBuffer: Pass
Chisel.Unit.Niter: Pass
Chisel.Unit.OHM: Pass
Chisel.Unit.PageBoundaryTest: Pass
Chisel.Unit.ParFifoLoad: Pass
Chisel.Unit.PartialTileLoadStore: Pass
Chisel.Unit.RetimedFifoBranch: Pass
Chisel.Unit.SequentialWrites: Pass
Chisel.Unit.SimpleFold: Pass
Chisel.Unit.SimpleMemReduce: Pass
Chisel.Unit.SimpleReduce: Pass
Chisel.Unit.SimpleSequential: Pass
Chisel.Unit.SimpleTileLoadStore: Pass
Chisel.Unit.SmallTensorLoad: Pass
Chisel.Unit.SpecialMath: Pass
Chisel.Unit.SSV1D: Pass
Chisel.Unit.SSV2D: Pass
Chisel.Unit.StackLoadStore: Pass
Chisel.Unit.StridedLoad: Pass
Chisel.Unit.Tensor3D: Pass
Chisel.Unit.Tensor4D: Pass
Chisel.Unit.Tensor5D: Pass
Chisel.Unit.UnalignedFifoLoad: Pass
Chisel.Unit.UnalignedLd: Pass
Chisel.Unit.UnalignedTileLoadStore: Pass
Chisel.Unit.UniqueParallelLoad: Pass

Dense

Chisel.Dense.AES: Pass
Chisel.Dense.BlockReduce1D: Pass
Chisel.Dense.BTC: Pass
Chisel.Dense.Convolution_FPGA: Pass
Chisel.Dense.Differentiator: Pass
Chisel.Dense.DotProduct: Pass
Chisel.Dense.EdgeDetector: Pass
Chisel.Dense.FFT_Strided: Pass
Chisel.Dense.FFT_Transpose: Pass
Chisel.Dense.FixPtMem: Pass
Chisel.Dense.FloatBasics: Pass
Chisel.Dense.GDA: Pass
Chisel.Dense.GEMM_Blocked: Pass
Chisel.Dense.GEMM_NCubed: Pass
Chisel.Dense.Gibbs_Ising2D: Pass
Chisel.Dense.HALP_handoff: Pass
Chisel.Dense.HALP: Pass
Chisel.Dense.JPEG_Decompress: Pass
Chisel.Dense.JPEG_Markers: Pass
Chisel.Dense.Kmeans: Pass
Chisel.Dense.KMP: Pass
Chisel.Dense.LP_SGD: Pass
Chisel.Dense.LP_SVRG: Pass
Chisel.Dense.MatMult_inner: Pass
Chisel.Dense.MatMult_outer: Pass
Chisel.Dense.MD_Grid: Pass
Chisel.Dense.MD_KNN: Pass
Chisel.Dense.MultiplexedWriteTest: Pass
Chisel.Dense.Niter: Pass
Chisel.Dense.NW: Pass
Chisel.Dense.OuterProduct: Pass
Chisel.Dense.SGD_minibatch: Pass
Chisel.Dense.SGD: Pass
Chisel.Dense.SHA1: Pass
Chisel.Dense.SimpleRowStridedConv: Pass
Chisel.Dense.SingleLayerConv_IRCO: Pass
Chisel.Dense.SingleLayerConv_OIRC: Pass
Chisel.Dense.SingleLayerConv_RCIO: Pass
Chisel.Dense.Sobel: Pass
Chisel.Dense.Sort_Merge: Pass
Chisel.Dense.Sort_Radix: Pass
Chisel.Dense.Stencil2D: Pass
Chisel.Dense.Stencil3D: Pass
Chisel.Dense.SVRG: Pass
Chisel.Dense.SW: Pass
Chisel.Dense.SYRK_col: Pass
Chisel.Dense.Tensor3D: Pass
Chisel.Dense.Tensor4D: Pass
Chisel.Dense.Tensor5D: Pass
Chisel.Dense.TPCHQ6: Pass
Chisel.Dense.TRSM: Pass
Chisel.Dense.Viterbi: Pass

Sparse

Chisel.Sparse.BFS_Bulk: Pass
Chisel.Sparse.BFS_Queue: Pass
Chisel.Sparse.GatherStore: Pass
Chisel.Sparse.PageRank_Bulk: Pass
Chisel.Sparse.PageRank: Pass
Chisel.Sparse.ScatterGather: Pass
Chisel.Sparse.SPMV_CRS: Pass
Chisel.Sparse.SPMV_ELL: Pass

Fixme

Chisel.Fixme.Backprop: Pass


Pass Comments:

Commits

Spatial commit

commit 17694d8c4ccdf4d3f06b11269232c3a917053d8b
Merge: b7dcf10 acb4805
Author: Matthew Feldman <mattfel@stanford.edu>
Date:   Tue Apr 17 13:35:11 2018 -0700

    Merge remote-tracking branch 'origin/fpga' into develop

commit acb48056f34f48b8975afb660815baf56b64ec35
Author: Matthew Feldman <mattfel@stanford.edu>
Date:   Tue Apr 17 13:34:48 2018 -0700

    fix struct type drams

M	spatial/core/src/spatial/codegen/cppgen/CppGenSRAM.scala

Argon commit

commit b19da8cf1ac81cd62f33c07711c290306d5e0edb
Author: Matthew Feldman <mattfel@stanford.edu>
Date:   Fri Mar 16 11:56:26 2018 -0700

    fix mistake in ++

M	core/src/argon/lang/Array.scala

Virtualized commit

commit 05f6c52d98f892ee732cf8c43cd6c336dabc9bf4
Author: Matthew Feldman <mattfel@stanford.edu>
Date:   Mon Mar 12 17:51:44 2018 -0700

    update build.sbt

M	build.sbt

Spatial-Apps commit

commit 231a880847ea673fd649d13ad76a3f66728b01fc
Author: Matthew Feldman <mattfel@stanford.edu>
Date:   Thu Apr 12 15:11:35 2018 -0700

    test wlast signal in STLS

M	src/UnitTests.scala

Test summary

Creation Time- 2018-04-17_15-44-19 | Status- debug | Type- chisel | tests- all | User- mattfel | Origin- london | Destination- london | Branch- pre-master | Spatial- 17694 | Argon- b19da | Virtualized- 05f6c | Spatial-apps- 231a8