

# Complex FFT Accelerator :CORE Generator Specification

Seok-Jun Lee ([seokjun@ti.com](mailto:seokjun@ti.com))


Manish Goel ([goel@ti.com](mailto:goel@ti.com)) and Fernando Mujica ([fmujica@ti.com](mailto:fmujica@ti.com))

Systems and Applications R&D Center

Texas Instruments

# FFT-IP versus FFT-CORE

- FFT-IP is the module directly integrated with SoC/System Bus.
  - Built around FFT-CORE.



# FFT-CORE Parameters


- Input: bit-reversed order, Output: linear order
- At each stage, a scaling should be applied to avoid overflow.
- GENESIS2 Compile-time parameter
  - FFT-Size =  $N = 2^n$ : 16,32, ..., 8192
  - The number of Radix2 Butterfly operations per 1-clock cycle =  $R$
  - The number of single port memories =  $4 \cdot R$ 
    - Each bank is  $N/(4 \cdot R)$ -word and each word stores one complex sample.
  - Fixed-point parameters of input sample, Twiddle factor, and output sample.
    - $\langle I, F \rangle$  format:  $I$  = # of integer bits,  $F$  = # of fractional bits.
- No Run-Time Parameter
- Example
  - $N=256, R=1$
  - 4 single port memories and each single port has 64-wordx32-bit.
  - Input sample:  $\langle 1, 15 \rangle$
  - Twiddle:  $\langle 1, 15 \rangle$
  - Output sample:  $\langle 1, 15 \rangle$

# FFT CORE: Input & Output Interfaces

- Inputs
  - clk\_i: clock (all F/F is positive-edge)
  - rst\_n\_i: reset ('0': reset)
  - start\_i (pulse signal: '1' for 1-clock cycle)
- Outputs
  - busy\_o (level signal: '1' while accelerator is in computation).
- Memory Interface Signals
  - For each bank, there are 5 signals.
    - ez\_o (memory select: '0' is “selected”)
    - wz\_o (write enable: '0' is “enabled”)
    - addr\_o[( $\log_2(N/(4R))$ )-1:0]
    - rd\_data\_i[2W-1:0]: W is the word-length for real or imag sample.
    - wr\_data\_o[2W-1:0]: W is the word-length for real or imag sample.
      - W: word-length for real or imaginary sample. If 16-bit is used, one complex number needs 32-bit, Data-In/Data-Out has 32-bit.
      - [2W-1:W]: Imaginary part, [W-1:0]: Real part.


# Single Port Memory Timing (example)

- ez\_o, wr\_o, addr\_o, wr\_data\_o, rd\_data\_i



# N=256, R=1 Example Block Diagram

- Single port memories is outside FFT CORE.
- Bank0: word[0] = The first input sample of N-size FFT.
- Bank3: word[63] = The last input sample of N-size FFT.



# Input & Output Signal Timing

- FFT-CORE does not need to worry about data-in and data-out transfers.
  - It is FFT-IP's control machine responsibility.
- Hence, FFT-CORE can assume all input samples are prepared in bit-reverse order when  $\text{start\_i}=1$ .

