# 74LVC2T45; 74LVCH2T45

# Dual supply translating transceiver; 3-state Rev. 6 — 9 December 2011

**Product data sheet** 

#### **General description** 1.

The 74LVC2T45; 74LVCH2T45 are dual bit, dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two 2-bits input-output ports (nA and nB), a direction control input (DIR) and dual supply pins (V<sub>CC(A)</sub> and  $V_{CC(B)}$ ). Both  $V_{CC(A)}$  and  $V_{CC(B)}$  can be supplied at any voltage between 1.2 V and 5.5 V making the device suitable for translating between any of the low voltage nodes (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V and 5.0 V). Pins nA and DIR are referenced to V<sub>CC(A)</sub> and pins nB are referenced to V<sub>CC(B)</sub>. A HIGH on DIR allows transmission from nA to nB and a LOW on DIR allows transmission from nB to nA.

The devices are fully specified for partial power-down applications using I<sub>OFF</sub>. The I<sub>OFF</sub> circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either  $V_{CC(A)}$  or  $V_{CC(B)}$  are at GND level, both A port and B port are in the high-impedance OFF-state.

Active bus hold circuitry in the 74LVCH2T45 holds unused or floating data inputs at a valid logic level.

#### Features and benefits 2.

- Wide supply voltage range:
  - ◆ V<sub>CC(A)</sub>: 1.2 V to 5.5 V
  - ◆ V<sub>CC(B)</sub>: 1.2 V to 5.5 V
- High noise immunity
- Complies with JEDEC standards:
  - ◆ JESD8-7 (1.2 V to 1.95 V)
  - ◆ JESD8-5 (1.8 V to 2.7 V)
  - JESD8C (2.7 V to 3.6 V)
  - ◆ JESD36 (4.5 V to 5.5 V)
- ESD protection:
  - HBM JESD22-A114F Class 3A exceeds 4000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101E exceeds 1000 V
- Maximum data rates:
  - ◆ 420 Mbps (3.3 V to 5.0 V translation)
  - 210 Mbps (translate to 3.3 V))
  - 140 Mbps (translate to 2.5 V)
  - 75 Mbps (translate to 1.8 V)
  - 60 Mbps (translate to 1.5 V)



- Suspend mode
- Latch-up performance exceeds 100 mA per JESD 78 Class II
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0 V)
- Inputs accept voltages up to 5.5 V
- Low power consumption: 16 μA maximum I<sub>CC</sub>
- I<sub>OFF</sub> circuitry provides partial Power-down mode operation
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C

# 3. Ordering information

Table 1. Ordering information

| Type number  | Package           |        |  |          |  |  |  |  |
|--------------|-------------------|--------|--|----------|--|--|--|--|
|              | Temperature range | Name   | Description  | Version  |  |  |  |  |
| 74LVC2T45DC  | –40 °C to +125 °C | VSSOP8 | plastic very thin shrink small outline package; 8 leads;     | SOT765-1 |  |  |  |  |
| 74LVCH2T45DC |                   |        | body width 2.3 mm  |          |  |  |  |  |
| 74LVC2T45GT  | –40 °C to +125 °C | XSON8  | plastic extremely thin small outline package; no leads;      | SOT833-1 |  |  |  |  |
| 74LVCH2T45GT |                   |        | 8 terminals; body 1 $\times$ 1.95 $\times$ 0.5 mm            |          |  |  |  |  |
| 74LVC2T45GF  | –40 °C to +125 °C | XSON8  | extremely thin small outline package; no leads;              | SOT1089  |  |  |  |  |
| 74LVCH2T45GF |                   |        | 8 terminals; body $1.35 \times 1 \times 0.5 \text{ mm}$      |          |  |  |  |  |
| 74LVC2T45GD  | –40 °C to +125 °C | XSON8U | plastic extremely thin small outline package; no leads;      | SOT996-2 |  |  |  |  |
| 74LVCH2T45GD |                   |        | 8 terminals; UTLP based; body $3 \times 2 \times 0.5$ mm     |          |  |  |  |  |
| 74LVC2T45GM  | –40 °C to +125 °C | XQFN8U | plastic extremely thin quad flat package; no leads;          | SOT902-1 |  |  |  |  |
| 74LVCH2T45GM |                   |        | 8 terminals; UTLP based; body $1.6 \times 1.6 \times 0.5$ mm |          |  |  |  |  |
| 74LVC2T45GN  | –40 °C to +125 °C | XSON8  | extremely thin small outline package; no leads;              | SOT1116  |  |  |  |  |
| 74LVCH2T45GN |                   |        | 8 terminals; body $1.2 \times 1.0 \times 0.35$ mm            |          |  |  |  |  |
| 74LVC2T45GS  | −40 °C to +125 °C | XSON8  | extremely thin small outline package; no leads;              | SOT1203  |  |  |  |  |
| 74LVCH2T45GS |                   |        | 8 terminals; body $1.35 \times 1.0 \times 0.35$ mm           |          |  |  |  |  |

# 4. Marking

Table 2. Marking

| Type number  | Marking code <sup>[1]</sup> |
|--------------|-----------------------------|
| 74LVC2T45DC  | V45                         |
| 74LVCH2T45DC | X45                         |
| 74LVC2T45GT  | V45                         |
| 74LVCH2T45GT | X45                         |
| 74LVC2T45GF  | V5                          |
| 74LVCH2T45GF | X5                          |
| 74LVC2T45GD  | V45                         |
| 74LVCH2T45GD | X45                         |
| 74LVC2T45GM  | V45                         |
| 74LVCH2T45GM | X45                         |


74LVC\_LVCH2T45

Table 2. Marking ...continued

| Type number  | Marking code <sup>[1]</sup> |
|--------------|-----------------------------|
| 74LVC2T45GN  | V5                          |
| 74LVCH2T45GN | X5                          |
| 74LVC2T45GS  | V5                          |
| 74LVCH2T45GS | X5                          |


<sup>[1]</sup> The pin 1 indicator is located on the lower left corner of the device, below the marking code.

# **Functional diagram**




#### **Pinning information** 6.

### 6.1 Pinning



74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.



### 6.2 Pin description

Table 3. Pin description

| Symbol             | Pin   | Pin      |                                   |  |  |
|--------------------|---|----------|-----------------------------------|--|--|
|                    | SOT765-1, SOT833-1, SOT1089,<br>SOT996-2, SOT1116 and SOT1203 | SOT902-1 |                                   |  |  |
| $V_{CC(A)}$        | 1   | 7        | supply voltage A (port A and DIR) |  |  |
| 1A                 | 2   | 6        | data input or output              |  |  |
| 2A                 | 3   | 5        | data input or output              |  |  |
| GND                | 4   | 4        | ground (0 V)                      |  |  |
| DIR                | 5   | 3        | direction control                 |  |  |
| 2B                 | 6   | 2        | data input or output              |  |  |
| 1B                 | 7   | 1        | data input or output              |  |  |
| V <sub>CC(B)</sub> | 8   | 8        | supply voltage B (port B)         |  |  |

# 7. Functional description

Table 4. Function table[1]

| Supply voltage                          | Input | Input/output[2] |         |  |  |
|---|-------|-----------------|---------|--|--|
| V <sub>CC(A)</sub> , V <sub>CC(B)</sub> | DIR   | nA              | nB      |  |  |
| 1.2 V to 5.5 V                          | L     | nA = nB         | input   |  |  |
| 1.2 V to 5.5 V                          | Н     | input           | nB = nA |  |  |
| GND[3]                                  | X     | Z               | Z       |  |  |

- [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF-state.
- [2] The input circuit of the data I/O is always active.
- [3] When either  $V_{CC(A)}$  or  $V_{CC(B)}$  is at GND level, the device goes into suspend mode.

74LVC\_LVCH2T45

# 8. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

|                  |                         |  | •                     |                 | ,    |
|------------------|-------------------------|--|-----------------------|-----------------|------|
| Symbol           | Parameter               | Conditions   | Min                   | Max             | Unit |
| $V_{CC(A)}$      | supply voltage A        |  | -0.5                  | +6.5            | V    |
| $V_{CC(B)}$      | supply voltage B        |  | -0.5                  | +6.5            | V    |
| I <sub>IK</sub>  | input clamping current  | V <sub>I</sub> < 0 V   | -50                   | -               | mA   |
| VI               | input voltage           |  | <u>[1]</u> –0.5       | +6.5            | V    |
| I <sub>OK</sub>  | output clamping current | V <sub>O</sub> < 0 V   | -50                   | -               | mA   |
| Vo               | output voltage          | Active mode  | <u>[1][2][3]</u> –0.5 | $V_{CCO} + 0.5$ | V    |
|                  |                         | Suspend or 3-state mode  | <u>[1]</u> –0.5       | +6.5            | V    |
| Io               | output current          | $V_O = 0 V \text{ to } V_{CCO}$                                      | [2] -                 | ±50             | mA   |
| I <sub>CC</sub>  | supply current          | $I_{CC(A)}$ or $I_{CC(B)}$   | -                     | 100             | mA   |
| $I_{GND}$        | ground current          |  | -100                  | -               | mA   |
| T <sub>stg</sub> | storage temperature     |  | -65                   | +150            | °C   |
| P <sub>tot</sub> | total power dissipation | $T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$ | <u>[4]</u> -          | 250             | mW   |

<sup>[1]</sup> The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 9. Recommended operating conditions

Table 6. Recommended operating conditions

| Symbol              | Parameter                           | Conditions                                  | Min          | Max       | Unit |
|---------------------|-------------------------------------|---|--------------|-----------|------|
| $V_{CC(A)}$         | supply voltage A                    |   | 1.2          | 5.5       | V    |
| V <sub>CC(B)</sub>  | supply voltage B                    |   | 1.2          | 5.5       | V    |
| VI                  | input voltage                       |   | 0            | 5.5       | V    |
| Vo                  | output voltage                      | Active mode                                 | <u>[1]</u> 0 | $V_{CCO}$ | V    |
|                     |                                     | Suspend or 3-state mode                     | 0            | 5.5       | V    |
| T <sub>amb</sub>    | ambient temperature                 |   | -40          | +125      | °C   |
| $\Delta t/\Delta V$ | input transition rise and fall rate | V <sub>CCI</sub> = 1.2 V                    | <u>[2]</u> _ | 20        | ns/V |
|                     |                                     | V <sub>CCI</sub> = 1.4 V to 1.95 V          | -            | 20        | ns/V |
|                     |                                     | $V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$ | -            | 20        | ns/V |
|                     |                                     | V <sub>CCI</sub> = 3 V to 3.6 V             | -            | 10        | ns/V |
|                     |                                     | $V_{CCI} = 4.5 \text{ V to } 5.5 \text{ V}$ | -            | 5         | ns/V |

<sup>[1]</sup>  $V_{CCO}$  is the supply voltage associated with the output port.

<sup>[2]</sup>  $V_{CCO}$  is the supply voltage associated with the output port.

<sup>[3]</sup>  $V_{CCO}$  + 0.5 V should not exceed 6.5 V.

<sup>[4]</sup> For VSSOP8 packages: above 110 °C the value of P<sub>tot</sub> derates linearly with 8.0 mW/K.
For XSON8, XSON8U and XQFN8U packages: above 118 °C the value of P<sub>tot</sub> derates linearly with 7.8 mW/K.

<sup>[2]</sup>  $V_{CCI}$  is the supply voltage associated with the input port.

## 10. Static characteristics

Table 7. Typical static characteristics at T<sub>amb</sub> = 25 °C

| Symbol            | Parameter                       | Conditions   | Min          | Тур  | Max | Unit |
|-------------------|---------------------------------|--|--------------|------|-----|------|
| $V_{OH}$          | HIGH-level output voltage       | $V_I = V_{IH}$ or $V_{IL}$   |              |      |     |      |
|                   |                                 | $I_{O} = -3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$   | <u>[1]</u> - | 1.09 | -   | V    |
| $V_{OL}$          | LOW-level output voltage        | $V_I = V_{IH}$ or $V_{IL}$   |              |      |     |      |
|                   |                                 | $I_O = 3 \text{ mA}; V_{CCO} = 1.2 \text{ V}$  | <u>[1]</u> - | 0.07 | -   | V    |
| l <sub>l</sub>    | input leakage current           | DIR input; $V_I = 0 \text{ V to } 5.5 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V to } 5.5 \text{ V}$               | [2] _        | -    | ±1  | μΑ   |
| I <sub>BHL</sub>  | bus hold LOW current            | A or B port; $V_I = 0.42 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V}$  | [2] -        | 19   | -   | μΑ   |
| I <sub>BHH</sub>  | bus hold HIGH current           | A or B port; $V_I = 0.78 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V}$  | [2] -        | -19  | -   | μΑ   |
| I <sub>BHLO</sub> | bus hold LOW overdrive current  | A or B port; $V_{CCI} = 1.2 \text{ V}$   | [2][3]       | 19   | -   | μΑ   |
| I <sub>BHHO</sub> | bus hold HIGH overdrive current | A or B port; $V_{CCI} = 1.2 \text{ V}$   | [2][3]       | -19  | -   | μΑ   |
| l <sub>OZ</sub>   | OFF-state output current        | A or B port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CCO} = 1.2 \text{ V to } 5.5 \text{ V}$                   | <u>[1]</u> - | -    | ±1  | μΑ   |
| I <sub>OFF</sub>  | power-off leakage current       | A port; $V_1$ or $V_0 = 0$ V to 5.5 V;<br>$V_{CC(A)} = 0$ V; $V_{CC(B)} = 1.2$ V to 5.5 V                    | -            | -    | ±1  | μΑ   |
|                   |                                 | B port; $V_1$ or $V_0 = 0$ V to 5.5 V;<br>$V_{CC(B)} = 0$ V; $V_{CC(A)} = 1.2$ V to 5.5 V                    | -            | -    | ±1  | μΑ   |
| Cı                | input capacitance               | DIR input; $V_1 = 0 \text{ V or } 3.3 \text{ V};$<br>$V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$                 | -            | 2.2  | -   | pF   |
| C <sub>I/O</sub>  | input/output capacitance        | A and B port; suspend mode;<br>$V_O = 3.3 \text{ V or } 0 \text{ V; } V_{CC(A)} = V_{CC(B)} = 3.3 \text{ V}$ | -            | 6.0  | -   | pF   |

<sup>[1]</sup>  $V_{CCO}$  is the supply voltage associated with the output port.

<sup>[2]</sup>  $V_{CCI}$  is the supply voltage associated with the data input port.

<sup>[3]</sup> To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}/I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

Table 8. Static characteristics

| Symbol   | Parameter               | Conditions   | -40 °C 1                   | to +85 °C              | -40 °C to +125 °C      |                        | Unit |
|----------|-------------------------|--|----------------------------|------------------------|------------------------|------------------------|------|
|          |                         |  | Min                        | Max                    | Min                    | Max                    |      |
| $V_{IH}$ | HIGH-level              | data input   | <u>[1]</u>                 |                        |                        |                        |      |
|          | input voltage           | V <sub>CCI</sub> = 1.2 V   | 0.8V <sub>CCI</sub>        | -                      | 0.8V <sub>CCI</sub>    | -                      | V    |
|          |                         | V <sub>CCI</sub> = 1.4 V to 1.95 V                                 | 0.65V <sub>CCI</sub>       | -                      | $0.65V_{CCI}$          | -                      | V    |
|          |                         | $V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$                        | 1.7                        | -                      | 1.7                    | -                      | V    |
|          |                         | $V_{CCI} = 3.0 \text{ V to } 3.6 \text{ V}$                        | 2.0                        | -                      | 2.0                    | -                      | V    |
|          |                         | V <sub>CCI</sub> = 4.5 V to 5.5 V                                  | 0.7V <sub>CCI</sub>        | -                      | 0.7V <sub>CCI</sub>    | -                      | V    |
|          |                         | DIR input  |                            |                        |                        |                        |      |
|          |                         | V <sub>CCI</sub> = 1.2 V   | 0.8V <sub>CC(A)</sub>      | -                      | 0.8V <sub>CC(A)</sub>  | -                      | V    |
|          |                         | V <sub>CCI</sub> = 1.4 V to 1.95 V                                 | 0.65V <sub>CC(A)</sub>     | -                      | 0.65V <sub>CC(A)</sub> | -                      | V    |
|          |                         | V <sub>CCI</sub> = 2.3 V to 2.7 V                                  | 1.7                        | -                      | 1.7                    | -                      | V    |
|          |                         | V <sub>CCI</sub> = 3.0 V to 3.6 V                                  | 2.0                        | -                      | 2.0                    | -                      | V    |
|          |                         | V <sub>CCI</sub> = 4.5 V to 5.5 V                                  | 0.7V <sub>CC(A)</sub>      | -                      | 0.7V <sub>CC(A)</sub>  | -                      | V    |
| $V_{IL}$ | LOW-level input voltage | data input   | <u>[1]</u>                 |                        |                        |                        |      |
|          |                         | V <sub>CCI</sub> = 1.2 V   | -                          | 0.2V <sub>CCI</sub>    | -                      | 0.2V <sub>CCI</sub>    | V    |
|          |                         | V <sub>CCI</sub> = 1.4 V to 1.95 V                                 | -                          | 0.35V <sub>CCI</sub>   | -                      | 0.35V <sub>CCI</sub>   | V    |
|          |                         | $V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$                        | -                          | 0.7                    | -                      | 0.7                    | V    |
|          |                         | V <sub>CCI</sub> = 3.0 V to 3.6 V                                  | -                          | 0.8                    | -                      | 0.8                    | V    |
|          |                         | V <sub>CCI</sub> = 4.5 V to 5.5 V                                  | -                          | 0.3V <sub>CCI</sub>    | -                      | 0.3V <sub>CCI</sub>    | V    |
|          |                         | DIR input  |                            |                        |                        |                        |      |
|          |                         | V <sub>CCI</sub> = 1.2 V   | -                          | 0.2V <sub>CC(A)</sub>  | -                      | 0.2V <sub>CC(A)</sub>  | V    |
|          |                         | V <sub>CCI</sub> = 1.4 V to 1.95 V                                 | -                          | 0.35V <sub>CC(A)</sub> | -                      | 0.35V <sub>CC(A)</sub> | V    |
|          |                         | $V_{CCI} = 2.3 \text{ V to } 2.7 \text{ V}$                        | -                          | 0.7                    | -                      | 0.7                    | V    |
|          |                         | V <sub>CCI</sub> = 3.0 V to 3.6 V                                  | -                          | 0.8                    | -                      | 0.8                    | V    |
|          |                         | V <sub>CCI</sub> = 4.5 V to 5.5 V                                  | -                          | 0.3V <sub>CC(A)</sub>  | -                      | 0.3V <sub>CC(A)</sub>  | V    |
| $V_{OH}$ | HIGH-level              | $V_{I} = V_{IH}$   |                            |                        |                        |                        |      |
|          | output voltage          | $I_O = -100 \mu A;$<br>$V_{CCO} = 1.2 \text{ V to } 4.5 \text{ V}$ | [2] V <sub>CCO</sub> – 0.1 | -                      | V <sub>CCO</sub> – 0.1 | -                      | V    |
|          |                         | $I_{O} = -6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$                   | 1.0                        | -                      | 1.0                    | -                      | V    |
|          |                         | $I_{O} = -8 \text{ mA}; V_{CCO} = 1.65 \text{ V}$                  | 1.2                        | -                      | 1.2                    | -                      | V    |
|          |                         | $I_{O} = -12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$                  | 1.9                        | -                      | 1.9                    | -                      | V    |
|          |                         | $I_{O} = -24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$                  | 2.4                        | -                      | 2.4                    | -                      | V    |
|          |                         | $I_{O} = -32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$                  | 3.8                        | -                      | 3.8                    | -                      | V    |

 Table 8.
 Static characteristics ...continued

| Symbol            | Parameter                | Conditions   |            | -40 °C t | o +85 °C | -40 °C to | +125 °C          | Unit |
|-------------------|--------------------------|--|------------|----------|----------|-----------|------------------|------|
|                   |                          |  |            | Min      | Max      | Min       | Max              |      |
| $V_{OL}$          | LOW-level                | $V_I = V_{IL}$   | [2]        |          |          | 1         |                  |      |
|                   | output voltage           | $I_O = 100 \mu A;$<br>$V_{CCO} = 1.2 \text{ V to } 4.5 \text{ V}$                              |            | -        | 0.1      | -         | 0.1              | V    |
|                   |                          | $I_O = 6 \text{ mA}; V_{CCO} = 1.4 \text{ V}$  |            | -        | 0.3      | -         | 0.3              | V    |
|                   |                          | $I_O = 8 \text{ mA}; V_{CCO} = 1.65 \text{ V}$   |            | -        | 0.45     | -         | 0.45             | V    |
|                   |                          | $I_O = 12 \text{ mA}; V_{CCO} = 2.3 \text{ V}$   |            | -        | 0.3      | -         | 0.3              | V    |
|                   |                          | $I_O = 24 \text{ mA}; V_{CCO} = 3.0 \text{ V}$   |            | -        | 0.55     | -         | 0.55             | V    |
|                   |                          | $I_O = 32 \text{ mA}; V_{CCO} = 4.5 \text{ V}$   |            | -        | 0.55     | -         | 0.55             | V    |
| I <sub>I</sub>    | input leakage<br>current | DIR input; $V_1 = 0 \text{ V to } 5.5 \text{ V}$ ; $V_{CCI} = 1.2 \text{ V to } 5.5 \text{ V}$ |            | -        | ±2       | -         | ±10              | μА   |
| I <sub>BHL</sub>  | bus hold LOW             | A or B port  | <u>[1]</u> |          |          |           |                  |      |
|                   | current                  | V <sub>I</sub> = 0.49 V; V <sub>CCI</sub> = 1.4 V  |            | 15       | -        | 10        | -                | μΑ   |
|                   |                          | V <sub>I</sub> = 0.58 V; V <sub>CCI</sub> = 1.65 V   |            | 25       | -        | 20        | -                | μΑ   |
|                   |                          | $V_{I} = 0.70 \text{ V}; V_{CCI} = 2.3 \text{ V}$  |            | 45       | -        | 45        | -                | μΑ   |
|                   |                          | $V_{I} = 0.80 \text{ V}; V_{CCI} = 3.0 \text{ V}$  |            | 100      | -        | 80        | -                | μΑ   |
|                   |                          | V <sub>I</sub> = 1.35 V; V <sub>CCI</sub> = 4.5 V  |            | 100      | -        | 100       | -                | μΑ   |
| I <sub>BHH</sub>  | bus hold HIGH<br>current | A or B port  | <u>[1]</u> |          |          |           |                  |      |
|                   |                          | V <sub>I</sub> = 0.91 V; V <sub>CCI</sub> = 1.4 V  |            | -15      | -        | -10       | -                | μΑ   |
|                   |                          | V <sub>I</sub> = 1.07 V; V <sub>CCI</sub> = 1.65 V   |            | -25      | -        | -20       | -                | μΑ   |
|                   |                          | $V_I = 1.60 \text{ V}; V_{CCI} = 2.3 \text{ V}$  |            | -45      | -        | -45       | -                | μΑ   |
|                   |                          | $V_I = 2.00 \text{ V}; V_{CCI} = 3.0 \text{ V}$  |            | -100     | -        | -80       | -                | μΑ   |
|                   |                          | V <sub>I</sub> = 3.15 V; V <sub>CCI</sub> = 4.5 V  |            | -100     | -        | -100      | -                | μΑ   |
| I <sub>BHLO</sub> | bus hold LOW             | A or B port  | [1][3]     |          |          |           | 0.3 0.55 0.55 10 |      |
|                   | overdrive<br>current     | V <sub>CCI</sub> = 1.6 V   |            | 125      | -        | 125       | -                | μΑ   |
|                   | Current                  | V <sub>CCI</sub> = 1.95 V  |            | 200      | -        | 200       | -                | μΑ   |
|                   |                          | V <sub>CCI</sub> = 2.7 V   |            | 300      | -        | 300       | -                | μΑ   |
|                   |                          | V <sub>CCI</sub> = 3.6 V   |            | 500      | -        | 500       | -                | μΑ   |
|                   |                          | V <sub>CCI</sub> = 5.5 V   |            | 900      | -        | 900       | -                | μΑ   |
| I <sub>BHHO</sub> | bus hold HIGH            | A or B port  | [1][3]     |          |          |           |                  |      |
|                   | overdrive<br>current     | V <sub>CCI</sub> = 1.6 V   |            | -125     | -        | -125      | -                | μΑ   |
|                   | Janent                   | V <sub>CCI</sub> = 1.95 V  |            | -200     | -        | -200      | -                | μΑ   |
|                   |                          | $V_{CCI} = 2.7 V$  |            | -300     | -        | -300      | -                | μΑ   |
|                   |                          | V <sub>CCI</sub> = 3.6 V   |            | -500     | -        | -500      | -                | μΑ   |
|                   |                          | V <sub>CCI</sub> = 5.5 V   |            | -900     | -        | -900      | -                | μΑ   |
| l <sub>OZ</sub>   | OFF-state output current | A or B port; $V_O = 0 \text{ V or } V_{CCO}$ ; $V_{CCO} = 1.2 \text{ V to } 5.5 \text{ V}$     | [2]        | -        | ±2       | -         | ±10              | μΑ   |

 Table 8.
 Static characteristics ...continued

| Symbol           | Parameter                       | Conditions  |     | -40 °C 1 | to +85 °C | -40 °C to | +125 °C | Unit |
|------------------|---------------------------------|---|-----|----------|-----------|-----------|---------|------|
|                  |                                 |   |     | Min      | Max       | Min       | Max     |      |
| I <sub>OFF</sub> | power-off<br>leakage<br>current | A port; $V_1$ or $V_0 = 0$ V to 5.5 V;<br>$V_{CC(A)} = 0$ V;<br>$V_{CC(B)} = 1.2$ V to 5.5 V      |     | -        | ±2        | -         | ±10     | μА   |
|                  |                                 | B port; $V_I$ or $V_O = 0$ V to 5.5 V; $V_{CC(B)} = 0$ V; $V_{CC(A)} = 1.2$ V to 5.5 V            |     | -        | ±2        | -         | ±10     | μΑ   |
| I <sub>CC</sub>  | supply current                  | A port; $V_I = 0 \text{ V or } V_{CCI}$ ; $I_O = 0 \text{ A}$                                     | [1] |          |           |           |         |      |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.2 \text{ V to } 5.5 \text{ V}$                                       |     | -        | 8         | -         | 8       | μΑ   |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$                                      |     | -        | 3         | -         | 3       | μΑ   |
|                  |                                 | $V_{CC(A)} = 5.5 \text{ V}; V_{CC(B)} = 0 \text{ V}$  |     | -        | 2         | -         | 2       | μΑ   |
|                  |                                 | $V_{CC(A)} = 0 \text{ V}; V_{CC(B)} = 5.5 \text{ V}$  |     | -2       | -         | -2        | -       | μΑ   |
|                  |                                 | B port; $V_I = 0 \text{ V or } V_{CCI}$ ; $I_O = 0 \text{ A}$                                     |     |          |           |           |         |      |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.2 \text{ V to } 5.5 \text{ V}$                                       |     | -        | 8         | -         | 8       | μΑ   |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$                                      |     | -        | 3         | -         | 3       | μΑ   |
|                  |                                 | $V_{CC(B)} = 0 \text{ V}; V_{CC(A)} = 5.5 \text{ V}$  |     | -2       | -         | -2        | -       | μΑ   |
|                  |                                 | $V_{CC(B)} = 5.5 \text{ V}; V_{CC(A)} = 0 \text{ V}$  |     | -        | 2         | -         | 2       | μΑ   |
|                  |                                 | A plus B port $(I_{CC(A)} + I_{CC(B)})$ ;<br>$I_O = 0$ A; $V_I = 0$ V or $V_{CCI}$                |     |          |           |           |         |      |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.2 \text{ V to } 5.5 \text{ V}$                                       |     | -        | 16        | -         | 16      | μΑ   |
|                  |                                 | $V_{CC(A)}$ , $V_{CC(B)} = 1.65 \text{ V to } 5.5 \text{ V}$                                      |     | -        | 4         | -         | 4       | μΑ   |
| $\Delta I_{CC}$  | additional supply current       | per input; $V_{CC(A)}$ , $V_{CC(B)} = 3.0 \text{ V}$ to 5.5 V                                     |     |          |           |           |         |      |
|                  |                                 | A port; A port at $V_{CC(A)} - 0.6 \text{ V}$ ; DIR at $V_{CC(A)}$ ; B port = open                | [4] | -        | 50        | -         | 75      | μΑ   |
|                  |                                 | DIR input; DIR at $V_{CC(A)} - 0.6 \text{ V}$ ;<br>A port at $V_{CC(A)}$ or GND;<br>B port = open |     | -        | 50        | -         | 75      | μА   |
|                  |                                 | B port; B port at $V_{CC(B)} - 0.6 \text{ V}$ ;<br>DIR at GND; A port = open                      | [4] | -        | 50        | -         | 75      | μΑ   |

<sup>[1]</sup>  $V_{CCI}$  is the supply voltage associated with the data input port.

<sup>[2]</sup>  $V_{\text{CCO}}$  is the supply voltage associated with the output port.

<sup>[3]</sup> To guarantee the node switches, an external driver must source/sink at least  $I_{BHLO}/I_{BHHO}$  when the input is in the range  $V_{IL}$  to  $V_{IH}$ .

<sup>[4]</sup> For non bus hold parts only (74LVC2T45).

# 11. Dynamic characteristics

Table 9. Typical dynamic characteristics at  $V_{CC(A)} = 1.2 \text{ V}$  and  $T_{amb} = 25 \text{ °C}$ Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 9</u>; for waveforms see <u>Figure 7</u> and <u>Figure 8</u>.

| 0                | ,                                   | · · · · · · · · · · · · · · · · · · · |                    |       |       |       |       |       |      |
|------------------|-------------------------------------|---------------------------------------|--------------------|-------|-------|-------|-------|-------|------|
| Symbol           | Parameter                           | Conditions                            | V <sub>CC(B)</sub> |       |       |       |       |       | Unit |
|                  |                                     |                                       | 1.2 V              | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5.0 V |      |
| $t_{PLH}$        | LOW to HIGH                         | A to B                                | 10.6               | 8.1   | 7.0   | 5.8   | 5.3   | 5.1   | ns   |
|                  | propagation delay                   | B to A                                | 10.6               | 9.5   | 9.0   | 8.5   | 8.3   | 8.2   | ns   |
| t <sub>PHL</sub> | HIGH to LOW                         | A to B                                | 10.1               | 7.1   | 6.0   | 5.3   | 5.2   | 5.4   | ns   |
|                  | propagation delay                   | B to A                                | 10.1               | 8.6   | 8.1   | 7.8   | 7.6   | 7.6   | ns   |
| t <sub>PHZ</sub> | HIGH to OFF-state propagation delay | DIR to A                              | 9.4                | 9.4   | 9.4   | 9.4   | 9.4   | 9.4   | ns   |
|                  |                                     | DIR to B                              | 12.0               | 9.4   | 9.0   | 7.8   | 8.4   | 7.9   | ns   |
| t <sub>PLZ</sub> | LOW to OFF-state                    | DIR to A                              | 7.1                | 7.1   | 7.1   | 7.1   | 7.1   | 7.1   | ns   |
|                  | propagation delay                   | DIR to B                              | 9.5                | 7.8   | 7.7   | 6.9   | 7.6   | 7.0   | ns   |
| t <sub>PZH</sub> | OFF-state to HIGH                   | DIR to A                              | 20.1               | 17.3  | 16.7  | 15.4  | 15.9  | 15.2  | ns   |
|                  | propagation delay                   | DIR to B                              | 17.7               | 15.2  | 14.1  | 12.9  | 12.4  | 12.2  | ns   |
| t <sub>PZL</sub> | OFF-state to LOW                    | DIR to A                              | 22.1               | 18.0  | 17.1  | 15.6  | 16.0  | 15.5  | ns   |
|                  | propagation delay                   | DIR to B                              | 19.5               | 16.5  | 15.4  | 14.7  | 14.6  | 14.8  | ns   |
|                  |                                     |                                       |                    |       |       |       |       |       |      |

<sup>[1]</sup> t<sub>PZH</sub> and t<sub>PZL</sub> are calculated values using the formula shown in <u>Section 14.4 "Enable times"</u>.

Table 10. Typical dynamic characteristics at  $V_{CC(B)} = 1.2 \text{ V}$  and  $T_{amb} = 25 \text{ °C}$ Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 9</u>; for waveforms see <u>Figure 7</u> and <u>Figure 8</u>.

| Symbol           | Parameter         | Conditions |            |       |       | Vc    | C(A)  |       |       | Unit |
|------------------|-------------------|------------|------------|-------|-------|-------|-------|-------|-------|------|
|                  |                   |            |            | 1.2 V | 1.5 V | 1.8 V | 2.5 V | 3.3 V | 5.0 V |      |
| t <sub>PLH</sub> | LOW to HIGH       | A to B     | '          | 10.6  | 9.5   | 9.0   | 8.5   | 8.3   | 8.2   | ns   |
|                  | propagation delay | B to A     |            | 10.6  | 8.1   | 7.0   | 5.8   | 5.3   | 5.1   | ns   |
| t <sub>PHL</sub> | HIGH to LOW       | A to B     |            | 10.1  | 8.6   | 8.1   | 7.8   | 7.6   | 7.6   | ns   |
|                  | propagation delay | B to A     |            | 10.1  | 7.1   | 6.0   | 5.3   | 5.2   | 5.4   | ns   |
| t <sub>PHZ</sub> | HIGH to OFF-state | DIR to A   |            | 9.4   | 6.5   | 5.7   | 4.1   | 4.1   | 3.0   | ns   |
|                  | propagation delay | DIR to B   |            | 12.0  | 6.1   | 5.4   | 4.6   | 4.3   | 4.0   | ns   |
| t <sub>PLZ</sub> | LOW to OFF-state  | DIR to A   |            | 7.1   | 4.9   | 4.5   | 3.2   | 3.4   | 2.5   | ns   |
|                  | propagation delay | DIR to B   |            | 9.5   | 7.3   | 6.6   | 5.9   | 5.7   | 5.6   | ns   |
| t <sub>PZH</sub> | OFF-state to HIGH | DIR to A   | <u>[1]</u> | 20.1  | 15.4  | 13.6  | 11.7  | 11.0  | 10.7  | ns   |
|                  | propagation delay | DIR to B   | <u>[1]</u> | 17.7  | 14.4  | 13.5  | 11.7  | 11.7  | 10.7  | ns   |
| t <sub>PZL</sub> | OFF-state to LOW  | DIR to A   | <u>[1]</u> | 22.1  | 13.2  | 11.4  | 9.9   | 9.5   | 9.4   | ns   |
|                  | propagation delay | DIR to B   | [1]        | 19.5  | 15.1  | 13.8  | 11.9  | 11.7  | 10.6  | ns   |

<sup>[1]</sup> t<sub>PZH</sub> and t<sub>PZL</sub> are calculated values using the formula shown in Section 14.4 "Enable times".

Table 11. Typical power dissipation capacitance at  $V_{CC(A)} = V_{CC(B)}$  and  $T_{amb} = 25 \, ^{\circ}C \, \frac{[1][2]}{C}$ 

Voltages are referenced to GND (ground = 0 V).

| Symbol   | Parameter                     | Conditions  |       | V <sub>CC(A)</sub> ar | nd V <sub>CC(B)</sub> |       | Unit |
|----------|-------------------------------|---|-------|-----------------------|-----------------------|-------|------|
|          |                               |   | 1.8 V | 2.5 V                 | 3.3 V                 | 5.0 V |      |
| $C_{PD}$ | power dissipation capacitance | A port: (direction A to B);<br>B port: (direction B to A) | 2     | 3                     | 3                     | 4     | pF   |
|          |                               | A port: (direction B to A);<br>B port: (direction A to B) | 15    | 16                    | 16                    | 18    | pF   |

[1]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

[2]  $f_i = 10$  MHz;  $V_I = GND$  to  $V_{CC}$ ;  $t_f = t_f = 1$  ns;  $C_L = 0$  pF;  $R_L = \infty \Omega$ .

Table 12. Dynamic characteristics for temperature range -40 °C to +85 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

| Symbol               | Parameter         | Conditions   |         |         |         |        | Vcc     | (B)  |       |         |       |         | Unit |
|----------------------|-------------------|--------------|---------|---------|---------|--------|---------|------|-------|---------|-------|---------|------|
|                      |                   |              | 1.5 V : | ± 0.1 V | 1.8 V ± | 0.15 V | 2.5 V : |      | 3.3 V | ± 0.3 V | 5.0 V | ± 0.5 V | Ī    |
|                      |                   |              | Min     | Max     | Min     | Max    | Min     | Max  | Min   | Max     | Min   | Max     |      |
| V <sub>CC(A)</sub> = | 1.4 V to 1.6 V    |              |         |         |         |        |         |      | •     |         |       | •       |      |
| t <sub>PLH</sub>     | LOW to HIGH       | A to B       | 2.8     | 21.3    | 2.4     | 17.6   | 2.0     | 13.5 | 1.7   | 11.8    | 1.6   | 10.5    | ns   |
|                      | propagation delay | B to A       | 2.8     | 21.3    | 2.6     | 19.1   | 2.3     | 14.9 | 2.3   | 12.4    | 2.2   | 12.0    | ns   |
| t <sub>PHL</sub>     | HIGH to LOW       | A to B       | 2.6     | 19.3    | 2.2     | 15.3   | 1.8     | 11.8 | 1.7   | 10.9    | 1.7   | 10.8    | ns   |
|                      | propagation delay | B to A       | 2.6     | 19.3    | 2.4     | 17.3   | 2.3     | 13.2 | 2.2   | 11.3    | 2.3   | 11.0    | ns   |
| t <sub>PHZ</sub>     | HIGH to OFF-state | DIR to A     | 3.0     | 18.7    | 3.0     | 18.7   | 3.0     | 18.7 | 3.0   | 18.7    | 3.0   | 18.7    | ns   |
|                      | propagation delay | DIR to B     | 3.5     | 24.8    | 3.5     | 23.6   | 3.0     | 11.0 | 3.3   | 11.3    | 2.8   | 10.3    | ns   |
| $t_{PLZ}$            | LOW to OFF-state  | DIR to A     | 2.4     | 11.4    | 2.4     | 11.4   | 2.4     | 11.4 | 2.4   | 11.4    | 2.4   | 11.4    | ns   |
|                      | propagation delay | DIR to B     | 2.8     | 18.3    | 3.0     | 17.2   | 2.5     | 9.4  | 3.0   | 10.1    | 2.5   | 9.4     | ns   |
| t <sub>PZH</sub>     | OFF-state to HIGH | DIR to A [1] | -       | 39.6    | -       | 36.3   | -       | 24.3 | -     | 22.5    | -     | 21.4    | ns   |
|                      | propagation delay | DIR to B [1] | -       | 32.7    | -       | 29.0   | -       | 24.9 | -     | 23.2    | -     | 21.9    | ns   |
| t <sub>PZL</sub>     | OFF-state to LOW  | DIR to A [1] | -       | 44.1    | -       | 40.9   | -       | 24.2 | -     | 22.6    | -     | 21.3    | ns   |
|                      | propagation delay | DIR to B [1] | -       | 38.0    | -       | 34.0   | -       | 30.5 | -     | 29.6    | -     | 29.5    | ns   |
| V <sub>CC(A)</sub> = | 1.65 V to 1.95 V  |              |         |         |         |        |         |      |       |         |       |         |      |
| t <sub>PLH</sub>     | LOW to HIGH       | A to B       | 2.6     | 19.1    | 2.2     | 17.7   | 2.2     | 9.3  | 1.7   | 7.2     | 1.4   | 6.8     | ns   |
|                      | propagation delay | B to A       | 2.4     | 17.6    | 2.2     | 17.7   | 2.3     | 16.0 | 2.1   | 15.5    | 1.9   | 15.1    | ns   |
| t <sub>PHL</sub>     | HIGH to LOW       | A to B       | 2.4     | 17.3    | 2.0     | 14.3   | 1.6     | 8.5  | 1.8   | 7.1     | 1.7   | 7.0     | ns   |
|                      | propagation delay | B to A       | 2.2     | 15.3    | 2.0     | 14.3   | 2.1     | 12.9 | 2.0   | 12.6    | 1.8   | 12.2    | ns   |
| t <sub>PHZ</sub>     | HIGH to OFF-state | DIR to A     | 2.9     | 17.1    | 2.9     | 17.1   | 2.9     | 17.1 | 2.9   | 17.1    | 2.9   | 17.1    | ns   |
|                      | propagation delay | DIR to B     | 3.2     | 24.1    | 3.2     | 21.9   | 2.7     | 11.5 | 3.0   | 10.3    | 2.5   | 8.2     | ns   |
| t <sub>PLZ</sub>     | LOW to OFF-state  | DIR to A     | 2.4     | 10.5    | 2.4     | 10.5   | 2.4     | 10.5 | 2.4   | 10.5    | 2.4   | 10.5    | ns   |
|                      | propagation delay | DIR to B     | 2.5     | 17.6    | 2.6     | 16.0   | 2.2     | 9.2  | 2.7   | 8.4     | 2.4   | 7.1     | ns   |

74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.

Table 12. Dynamic characteristics for temperature range –40 °C to +85 °C ...continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

| $ \begin{array}{ c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $  | Min Max<br>2 - 23.9<br>3 - 17.7<br>4 - 22.9<br>5 - 24.2<br>1.3 6.2<br>1.4 8.0<br>1.3 5.4 | Min        | Max 22.2 n 17.3 n 20.4 n 24.1 n 4.8 n 7.5 n            | ns<br>ns<br>ns |
|--|--|------------|--|----------------|
| $ \begin{array}{cccccccccccccccccccccccccccccccccccc$  | 2 - 23.9<br>3 - 17.7<br>4 - 22.9<br>5 - 24.2<br>1.3 6.2<br>1.4 8.0<br>1.3 5.4            | )          | 22.2 n<br>17.3 n<br>20.4 n<br>24.1 n<br>4.8 n<br>7.5 n | ns<br>ns<br>ns |
| propagation delay         DIR to B         11         -         29.6         -         28.2         -         19.8           tPZL         OFF-state to LOW propagation delay         DIR to A         11         -         39.4         -         36.2         -         24.4           DIR to B         11         -         34.4         -         31.4         -         25.6           VCC(A) = 2.3 V to 2.7 V         V         V         V         V         V         -         2.3         17.9         2.3         16.0         1.5         8.5           PLH         LOW to HIGH propagation delay         B to A         2.0         13.5         2.2         9.3         1.5         8.5           TPHL         HIGH to LOW         A to B         2.3         15.8         2.1         12.9         1.4         7.5 | 3 - 17.7<br>4 - 22.9<br>5 - 24.2<br>1.3 6.2<br>1.4 8.0<br>1.3 5.4                        | 7          | 17.3 n<br>20.4 n<br>24.1 n<br>4.8 n<br>7.5 n           | ns<br>ns<br>ns |
| t <sub>PZL</sub> OFF-state to LOW propagation delay DIR to A 11 - 39.4 - 36.2 - 24.4    V <sub>CC(A)</sub> = 2.3 V to 2.7 V    t <sub>PLH</sub> LOW to HIGH propagation delay Propagation delay Propagation delay B to A 2.0 13.5 2.2 9.3 1.5 8.5    t <sub>PHL</sub> HIGH to LOW A to B 2.3 15.8 2.1 12.9 1.4 7.5   | 1.3 6.2<br>1.4 8.0<br>1.3 5.4  | 1.1        | 20.4 n<br>24.1 n<br>4.8 n<br>7.5 n                     | ns<br>ns       |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$   | 1.3 6.2<br>1.4 8.0<br>1.3 5.4  | 1.1        | 24.1 n<br>4.8 n<br>7.5 n                               | าร             |
| V <sub>CC(A)</sub> = 2.3 V to 2.7 V         t <sub>PLH</sub> LOW to HIGH propagation delay       A to B       2.3       17.9       2.3       16.0       1.5       8.5         t <sub>PHL</sub> HIGH to LOW       A to B       2.3       15.8       2.1       12.9       1.4       7.5  | 1.3 6.2<br>1.4 8.0<br>1.3 5.4  | 1.1<br>1.0 | 4.8 n<br>7.5 n   | าร             |
| t <sub>PLH</sub> LOW to HIGH A to B 2.3 17.9 2.3 16.0 1.5 8.5 propagation delay B to A 2.0 13.5 2.2 9.3 1.5 8.5 t <sub>PHL</sub> HIGH to LOW A to B 2.3 15.8 2.1 12.9 1.4 7.5  | 1.4 8.0<br>1.3 5.4   | 1.0        | 7.5 n  |                |
| propagation delay B to A 2.0 13.5 2.2 9.3 1.5 8.5<br>t <sub>PHL</sub> HIGH to LOW A to B 2.3 15.8 2.1 12.9 1.4 7.5   | 1.4 8.0<br>1.3 5.4   | 1.0        | 7.5 n  |                |
| t <sub>PHL</sub> HIGH to LOW A to B 2.3 15.8 2.1 12.9 1.4 7.5  | 1.3 5.4  |            |  | ٠.             |
| near action delect   |  | 0.9        |  | 15             |
| propagation delay B to A 1.8 11.8 1.9 8.5 1.4 7.5  | 1.3 7.0  |            | 4.6 n  | าร             |
|  |  | 0.9        | 6.2 n  | าร             |
| t <sub>PHZ</sub> HIGH to OFF-state DIR to A 2.1 8.1 2.1 8.1 2.1 8.1  | 2.1 8.1  | 2.1        | 8.1 n  | าร             |
| propagation delay DIR to B 3.0 22.5 3.0 21.4 2.5 11.0  | 2.8 9.3  | 2.3        | 6.9 n  | าร             |
| t <sub>PLZ</sub> LOW to OFF-state DIR to A 1.7 5.8 1.7 5.8 1.7 5.8   | 1.7 5.8  | 1.7        | 5.8 n  | าร             |
| propagation delay DIR to B 2.3 14.6 2.5 13.2 2.0 9.0   | 2.5 8.4  | 1.8        | 5.8 n  | าร             |
| t <sub>PZH</sub> OFF-state to HIGH DIR to A 11 - 28.1 - 22.5 - 17.5  | 5 - 16.4   | 1 -        | 13.3 n   | าร             |
| propagation delay DIR to B 11 - 23.7 - 21.8 - 14.3   | 3 - 12.0   | ) -        | 10.6 n   | าร             |
| t <sub>PZL</sub> OFF-state to LOW DIR to A [1] - 34.3 - 29.9 - 18.5  | 5 - 16.0   | 3 -        | 13.1 n   | าร             |
| propagation delay DIR to B 11 - 23.9 - 21.0 - 15.6   | 6 - 13.5   | 5 -        | 12.7 n   | าร             |
| $V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$  |  |            |  |                |
| $t_{PLH}$ LOW to HIGH A to B 2.3 17.1 2.1 15.5 1.4 8.0   | 0.8 5.6  | 0.7        | 4.4 n  | าร             |
| propagation delay B to A 1.7 11.8 1.7 7.2 1.3 6.2  | 0.7 5.6  | 0.6        | 5.4 n  | าร             |
| $t_{PHL}$ HIGH to LOW A to B 2.2 15.6 2.0 12.6 1.3 7.0   | 0.8 5.0  | 0.7        | 4.0 n  | าร             |
| propagation delay B to A 1.7 10.9 1.8 7.1 1.3 5.4  | 0.8 5.0  | 0.7        | 4.5 n  | าร             |
| $t_{\text{PHZ}}$ HIGH to OFF-state DIR to A 2.3 7.3 2.3 7.3 2.3 7.3  | 2.3 7.3  | 2.7        | 7.3 n  | าร             |
| propagation delay DIR to B 2.9 18.0 2.9 16.5 2.3 10.1  | 1 2.7 8.6  | 2.2        | 6.3 n  | าร             |
| $t_{\text{PLZ}}$ LOW to OFF-state DIR to A 2.0 5.6 2.0 5.6 2.0 5.6   | 2.0 5.6  | 2.0        | 5.6 n  | าร             |
| propagation delay DIR to B 2.3 13.6 2.4 12.5 1.9 7.8   | 2.3 7.1  | 1.7        | 4.9 n  | าร             |
| t <sub>PZH</sub> OFF-state to HIGH DIR to A [1] - 25.4 - 19.7 - 14.0   | ) - 12.7   | 7 -        | 10.3 n   | าร             |
| propagation delay DIR to B 🔟 - 22.7 - 21.1 - 13.6  | 6 - 11.2   | 2 -        | 10.0 n   | าร             |
| t <sub>PZL</sub> OFF-state to LOW DIR to A [1] - 28.9 - 23.6 - 15.5  | 5 - 13.6   | 6 -        | 10.8 n   | าร             |
| propagation delay DIR to B [1] - 22.9 - 19.9 - 14.3  | 3 - 12.0   | 3 -        | 11.3 n   | าร             |
| V <sub>CC(A)</sub> = 4.5 V to 5.5 V  |  |            |  |                |
| t <sub>PLH</sub> LOW to HIGH A to B 2.2 16.6 1.9 15.1 1.0 7.5  | 0.7 5.4  | 0.5        | 3.9 n  | าร             |
| propagation delay B to A 1.6 10.5 1.4 6.8 1.0 4.8  | 0.7 4.4  | 0.5        | 3.9 n  | าร             |
| t <sub>PHL</sub> HIGH to LOW A to B 2.3 15.3 1.8 12.2 1.0 6.2  | 0.7 4.5  | 0.5        | 3.5 n  | าร             |
| propagation delay B to A 1.7 10.8 1.7 7.0 0.9 4.6  | 0.7 4.0  | 0.5        | 3.5 n  | าร             |
| t <sub>PHZ</sub> HIGH to OFF-state DIR to A 1.7 5.4 1.7 5.4 1.7 5.4  | 1.7 5.4  | 1.7        | 5.4 n  | าร             |
| propagation delay DIR to B 2.9 17.3 2.9 16.1 2.3 9.7   | 2.7 8.0  | 2.5        | 5.7 n  | าร             |

74LVC\_LVCH2T45

Table 12. Dynamic characteristics for temperature range –40 °C to +85 °C ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

| Symbol           | Parameter                          | Conditions   | V <sub>CC(B)</sub> |       |         |        |         |         |         |         |         |       |    |
|------------------|------------------------------------|--------------|--------------------|-------|---------|--------|---------|---------|---------|---------|---------|-------|----|
|                  |                                    |              | 1.5 V ±            | 0.1 V | 1.8 V ± | 0.15 V | 2.5 V ± | ± 0.2 V | 3.3 V = | Ŀ 0.3 V | 5.0 V ± | 0.5 V |    |
|                  |                                    |              | Min                | Max   | Min     | Max    | Min     | Max     | Min     | Max     | Min     | Max   |    |
| $t_{PLZ}$        | LOW to OFF-state                   | DIR to A     | 1.4                | 3.7   | 1.4     | 3.7    | 1.3     | 3.7     | 1.0     | 3.7     | 0.9     | 3.7   | ns |
|                  | propagation delay                  | DIR to B     | 2.3                | 13.1  | 2.4     | 12.1   | 1.9     | 7.4     | 2.3     | 7.0     | 1.8     | 4.5   | ns |
| t <sub>PZH</sub> | OFF-state to HIGH                  | DIR to A [1] | -                  | 23.6  | -       | 18.9   | -       | 12.2    | -       | 11.4    | -       | 8.4   | ns |
|                  | propagation delay                  | DIR to B [1] | -                  | 20.3  | -       | 18.8   | -       | 11.2    | -       | 9.1     | -       | 7.6   | ns |
| t <sub>PZL</sub> | OFF-state to LOW propagation delay | DIR to A [1] | -                  | 28.1  | -       | 23.1   | -       | 14.3    | -       | 12.0    | -       | 9.2   | ns |
|                  |                                    | DIR to B [1] | -                  | 20.7  | -       | 17.6   | -       | 11.6    | -       | 9.9     | -       | 8.9   | ns |

<sup>[1]</sup> t<sub>PZH</sub> and t<sub>PZL</sub> are calculated values using the formula shown in <u>Section 14.4 "Enable times"</u>.

Table 13. Dynamic characteristics for temperature range –40 °C to +125 °C

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

| Symbol               | Parameter                           | Conditions   |         |         |         |        | Vcc   | C(B)    |       |         |         |         | Unit |
|----------------------|-------------------------------------|--------------|---------|---------|---------|--------|-------|---------|-------|---------|---------|---------|------|
|                      |                                     |              | 1.5 V : | ± 0.1 V | 1.8 V ± | 0.15 V | 2.5 V | ± 0.2 V | 3.3 V | ± 0.3 V | 5.0 V : | ± 0.5 V |      |
|                      |                                     |              | Min     | Max     | Min     | Max    | Min   | Max     | Min   | Max     | Min     | Max     |      |
| V <sub>CC(A)</sub> = | 1.4 V to 1.6 V                      |              |         |         | 1       | 1      |       |         |       |         |         |         |      |
| t <sub>PLH</sub>     | LOW to HIGH                         | A to B       | 2.5     | 23.5    | 2.1     | 19.4   | 1.8   | 14.9    | 1.5   | 13.0    | 1.4     | 11.6    | ns   |
|                      | propagation delay                   | B to A       | 2.5     | 23.5    | 2.3     | 21.1   | 2.0   | 16.4    | 2.0   | 13.7    | 1.9     | 13.2    | ns   |
| t <sub>PHL</sub>     | HIGH to LOW                         | A to B       | 2.3     | 21.3    | 1.9     | 16.9   | 1.6   | 13.0    | 1.5   | 12.0    | 1.5     | 11.9    | ns   |
|                      | propagation delay                   | B to A       | 2.3     | 21.3    | 2.1     | 19.1   | 2.0   | 14.6    | 1.9   | 12.5    | 2.0     | 12.1    | ns   |
| t <sub>PHZ</sub>     | HIGH to OFF-state                   | DIR to A     | 2.7     | 20.6    | 2.7     | 20.6   | 2.7   | 20.6    | 2.7   | 20.6    | 2.7     | 20.6    | ns   |
|                      | propagation delay                   | DIR to B     | 3.1     | 27.3    | 3.1     | 26.0   | 2.7   | 12.1    | 2.9   | 12.5    | 2.5     | 11.4    | ns   |
| t <sub>PLZ</sub>     | LOW to OFF-state propagation delay  | DIR to A     | 2.1     | 12.6    | 2.1     | 12.6   | 2.1   | 12.6    | 2.1   | 12.6    | 2.1     | 12.6    | ns   |
|                      |                                     | DIR to B     | 2.5     | 20.2    | 2.7     | 19.0   | 2.2   | 10.4    | 2.7   | 11.2    | 2.2     | 10.4    | ns   |
| t <sub>PZH</sub>     | OFF-state to HIGH propagation delay | DIR to A [1] | -       | 43.7    | -       | 40.1   | -     | 26.8    | -     | 24.9    | -       | 23.6    | ns   |
|                      |                                     | DIR to B [1] | -       | 36.1    | -       | 32.0   | -     | 27.5    | -     | 25.6    | -       | 24.2    | ns   |
| t <sub>PZL</sub>     | OFF-state to LOW                    | DIR to A [1] | -       | 48.6    | -       | 45.1   | -     | 26.7    | -     | 25.0    | -       | 23.5    | ns   |
|                      | propagation delay                   | DIR to B [1] | -       | 41.9    | -       | 37.5   | -     | 33.6    | -     | 32.6    | -       | 32.5    | ns   |
| V <sub>CC(A)</sub> = | 1.65 V to 1.95 V                    |              |         |         |         |        |       |         |       |         |         |         |      |
| t <sub>PLH</sub>     | LOW to HIGH                         | A to B       | 2.3     | 21.1    | 1.9     | 19.5   | 1.9   | 10.3    | 1.5   | 8.0     | 1.2     | 7.5     | ns   |
|                      | propagation delay                   | B to A       | 2.1     | 19.4    | 1.9     | 19.5   | 2.0   | 17.6    | 1.8   | 17.1    | 1.7     | 16.7    | ns   |
| t <sub>PHL</sub>     | HIGH to LOW                         | A to B       | 2.1     | 19.1    | 1.8     | 15.8   | 1.4   | 9.4     | 1.6   | 7.9     | 1.5     | 7.7     | ns   |
|                      | propagation delay                   | B to A       | 1.9     | 16.9    | 1.8     | 15.8   | 1.8   | 14.2    | 1.8   | 13.9    | 1.6     | 13.5    | ns   |
| t <sub>PHZ</sub>     | HIGH to OFF-state                   | DIR to A     | 2.6     | 18.9    | 2.6     | 18.9   | 2.6   | 18.9    | 2.6   | 18.9    | 2.6     | 18.9    | ns   |
|                      | propagation delay                   | DIR to B     | 2.8     | 26.6    | 2.8     | 24.1   | 2.4   | 12.7    | 2.7   | 11.4    | 2.2     | 9.1     | ns   |
| t <sub>PLZ</sub>     | LOW to OFF-state                    | DIR to A     | 2.1     | 11.6    | 2.1     | 11.6   | 2.1   | 11.6    | 2.1   | 11.6    | 2.1     | 11.6    | ns   |
|                      | propagation delay                   | DIR to B     | 2.2     | 19.4    | 2.3     | 17.6   | 1.9   | 10.2    | 2.4   | 9.3     | 2.1     | 7.9     | ns   |
| t <sub>PZH</sub>     | OFF-state to HIGH                   | DIR to A [1] | -       | 38.8    | -       | 37.1   | -     | 27.8    | -     | 26.4    | -       | 24.6    | ns   |
|                      | propagation delay                   | DIR to B [1] | -       | 32.7    | -       | 31.1   | -     | 21.9    | -     | 19.6    | -       | 19.1    | ns   |
|                      |                                     |              |         |         |         |        |       |         |       |         |         |         |      |

Table 13. Dynamic characteristics for temperature range –40 °C to +125 °C ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see <u>Figure 9</u>; for wave forms see <u>Figure 7</u> and <u>Figure 8</u>.

| Symbol  | Parameter         | Conditions   |       |         |         |        | Vc    | C(B)    |       |         |       |         | Unit |
|---|-------------------|--------------|-------|---------|---------|--------|-------|---------|-------|---------|-------|---------|------|
|   |                   |              | 1.5 V | ± 0.1 V | 1.8 V ± | 0.15 V | 2.5 V | ± 0.2 V | 3.3 V | ± 0.3 V | 5.0 V | ± 0.5 V |      |
|   |                   |              | Min   | Max     | Min     | Max    | Min   | Max     | Min   | Max     | Min   | Max     |      |
| t <sub>PZL</sub>                              | OFF-state to LOW  | DIR to A [1] | -     | 43.5    | -       | 39.9   | -     | 26.9    | -     | 25.3    | -     | 22.6    | ns   |
|   | propagation delay | DIR to B 🔟   | -     | 38.0    | -       | 34.7   | -     | 28.3    | -     | 26.8    | -     | 26.6    | ns   |
| V <sub>CC(A)</sub> =                          | 2.3 V to 2.7 V    |              |       |         |         |        |       |         |       |         |       |         |      |
| t <sub>PLH</sub>                              | LOW to HIGH       | A to B       | 2.0   | 19.7    | 2.0     | 17.6   | 1.3   | 9.4     | 1.1   | 6.9     | 0.9   | 5.3     | ns   |
|   | propagation delay | B to A       | 1.8   | 14.9    | 1.9     | 10.3   | 1.3   | 9.4     | 1.2   | 8.8     | 0.9   | 8.3     | ns   |
| t <sub>PHL</sub>                              | HIGH to LOW       | A to B       | 2.0   | 17.4    | 1.8     | 14.2   | 1.2   | 8.3     | 1.1   | 6.0     | 8.0   | 5.1     | ns   |
|   | propagation delay | B to A       | 1.6   | 13.0    | 1.7     | 9.4    | 1.2   | 8.3     | 1.1   | 7.7     | 8.0   | 6.9     | ns   |
| t <sub>PHZ</sub>                              | HIGH to OFF-state | DIR to A     | 1.8   | 9.0     | 1.8     | 9.0    | 1.8   | 9.0     | 1.8   | 9.0     | 1.8   | 9.0     | ns   |
|   | propagation delay | DIR to B     | 2.7   | 24.8    | 2.7     | 23.6   | 2.2   | 12.1    | 2.5   | 10.3    | 2.0   | 7.6     | ns   |
| $t_{PLZ}$                                     | LOW to OFF-state  | DIR to A     | 1.5   | 6.4     | 1.5     | 6.4    | 1.5   | 6.4     | 1.5   | 6.4     | 1.5   | 6.4     | ns   |
|   | propagation delay | DIR to B     | 2.0   | 16.1    | 2.2     | 14.6   | 1.8   | 9.9     | 2.2   | 9.3     | 1.6   | 6.4     | ns   |
| $t_{PZH}$                                     | OFF-state to HIGH | DIR to A [1] | -     | 31.0    | -       | 24.9   | -     | 19.3    | -     | 18.1    | -     | 14.7    | ns   |
|   | propagation delay | DIR to B     | -     | 26.1    | -       | 24.0   | -     | 15.8    | -     | 13.3    | -     | 11.7    | ns   |
| $t_{PZL}$                                     | OFF-state to LOW  | DIR to A [1] | -     | 37.8    | -       | 33.0   | -     | 20.4    | -     | 18.0    | -     | 14.5    | ns   |
|   | propagation delay | DIR to B     | -     | 26.4    | -       | 23.2   | -     | 17.3    | -     | 15.0    | -     | 14.1    | ns   |
| $V_{CC(A)} = 3.0 \text{ V to } 3.6 \text{ V}$ |                   |              |       |         |         |        |       |         |       |         |       |         |      |
| t <sub>PLH</sub>                              |                   | A to B       | 2.0   | 18.9    | 1.8     | 17.1   | 1.2   | 8.8     | 0.7   | 6.2     | 0.6   | 4.9     | ns   |
|   | propagation delay | B to A       | 1.5   | 13.0    | 1.5     | 8.0    | 1.1   | 6.9     | 0.6   | 6.2     | 0.5   | 6.0     | ns   |
| t <sub>PHL</sub>                              | HIGH to LOW       | A to B       | 1.9   | 17.2    | 1.8     | 13.9   | 1.1   | 7.7     | 0.7   | 5.5     | 0.6   | 4.4     | ns   |
|   | propagation delay | B to A       | 1.5   | 12.0    | 1.6     | 7.9    | 1.1   | 6.0     | 0.7   | 5.5     | 0.6   | 5.0     | ns   |
| t <sub>PHZ</sub>                              | HIGH to OFF-state | DIR to A     | 2.0   | 8.1     | 2.0     | 8.1    | 2.0   | 8.1     | 2.0   | 8.1     | 2.4   | 8.1     | ns   |
|   | propagation delay | DIR to B     | 2.6   | 19.8    | 2.6     | 18.2   | 2.0   | 11.2    | 2.4   | 9.5     | 1.9   | 7.0     | ns   |
| t <sub>PLZ</sub>                              | LOW to OFF-state  | DIR to A     | 1.8   | 6.2     | 1.8     | 6.2    | 1.8   | 6.2     | 1.8   | 6.2     | 1.8   | 6.2     | ns   |
|   | propagation delay | DIR to B     | 2.0   | 15.0    | 2.1     | 13.8   | 1.7   | 8.6     | 2.0   | 7.9     | 1.5   | 5.4     | ns   |
| t <sub>PZH</sub>                              | OFF-state to HIGH | DIR to A [1] | -     | 28.0    | -       | 21.8   | -     | 15.5    | -     | 14.1    | -     | 11.4    | ns   |
|   | propagation delay | DIR to B [1] | -     | 25.1    | -       | 23.3   | -     | 15.0    | -     | 12.4    | -     | 11.1    | ns   |
| t <sub>PZL</sub>                              | OFF-state to LOW  | DIR to A [1] | -     | 31.8    | -       | 26.1   | -     | 17.2    | -     | 15.0    | -     | 12.0    | ns   |
|   | propagation delay | DIR to B [1] | -     | 25.3    | -       | 22.0   | -     | 15.8    | -     | 13.6    | -     | 12.5    | ns   |
| V <sub>CC(A)</sub> =                          | 4.5 V to 5.5 V    |              |       |         |         |        |       |         |       |         |       |         |      |
| t <sub>PLH</sub>                              | LOW to HIGH       | A to B       | 1.9   | 18.3    | 1.7     | 16.7   | 0.9   | 8.3     | 0.6   | 6.0     | 0.4   | 4.3     | ns   |
|   | propagation delay | B to A       | 1.4   | 11.6    | 1.2     | 7.5    | 0.9   | 5.3     | 0.6   | 4.9     | 0.4   | 4.3     | ns   |
| t <sub>PHL</sub>                              | HIGH to LOW       | A to B       | 2.0   | 16.9    | 1.6     | 13.5   | 0.9   | 6.9     | 0.6   | 5.0     | 0.4   | 3.9     | ns   |
|   | propagation delay | B to A       | 1.5   | 11.9    | 1.5     | 7.7    | 0.8   | 5.1     | 0.6   | 4.4     | 0.4   | 3.9     | ns   |
| t <sub>PHZ</sub>                              | HIGH to OFF-state | DIR to A     | 1.5   | 6.0     | 1.5     | 6.0    | 1.5   | 6.0     | 1.5   | 6.0     | 1.5   | 6.0     | ns   |
|   | propagation delay | DIR to B     | 2.6   | 19.1    | 2.6     | 17.8   | 2.0   | 10.7    | 2.4   | 8.8     | 2.2   | 6.3     | ns   |
| t <sub>PLZ</sub>                              | LOW to OFF-state  | DIR to A     | 1.2   | 4.1     | 1.2     | 4.1    | 1.1   | 4.1     | 0.9   | 4.1     | 8.0   | 4.1     | ns   |
|   | propagation delay |              |       |         |         | 13.4   |       |         |       |         |       |         |      |


Table 13. Dynamic characteristics for temperature range –40 °C to +125 °C ...continued


Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8.

| Symbol           | Parameter         | Conditions   |         |       |         |        | Vcc     | (B)   |         |       |         |         | Unit |
|------------------|-------------------|--------------|---------|-------|---------|--------|---------|-------|---------|-------|---------|---------|------|
|                  |                   |              | 1.5 V ± | 0.1 V | 1.8 V ± | 0.15 V | 2.5 V ± | 0.2 V | 3.3 V ± | 0.3 V | 5.0 V ± | Ŀ 0.5 V |      |
|                  |                   |              | Min     | Max   | Min     | Max    | Min     | Max   | Min     | Max   | Min     | Max     |      |
| t <sub>PZH</sub> | OFF-state to HIGH | DIR to A [1] | -       | 26.1  | -       | 20.9   | -       | 13.5  | -       | 12.6  | -       | 9.3     | ns   |
|                  | propagation delay | DIR to B [1] | -       | 22.4  | -       | 20.8   | -       | 12.4  | -       | 10.1  | -       | 8.4     | ns   |
| t <sub>PZL</sub> | OFF-state to LOW  | DIR to A [1] | -       | 31.0  | -       | 25.5   | -       | 15.8  | -       | 13.2  | -       | 10.2    | ns   |
|                  | propagation delay | DIR to B 🔟   | -       | 22.9  | -       | 19.5   | -       | 12.9  | -       | 11.0  | -       | 9.9     | ns   |

<sup>[1]</sup> t<sub>PZH</sub> and t<sub>PZL</sub> are calculated values using the formula shown in <u>Section 14.4 "Enable times"</u>.

### 12. Waveforms






74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers

Table 14. Measurement points

| Supply voltage                          | Input <sup>[1]</sup> | Output <sup>[2]</sup> |                          |                          |  |  |  |
|---|----------------------|-----------------------|--------------------------|--------------------------|--|--|--|
| V <sub>CC(A)</sub> , V <sub>CC(B)</sub> | V <sub>M</sub>       | V <sub>M</sub>        | V <sub>X</sub>           | V <sub>Y</sub>           |  |  |  |
| 1.2 V to 1.6 V                          | 0.5V <sub>CCI</sub>  | 0.5V <sub>CCO</sub>   | V <sub>OL</sub> + 0.1 V  | V <sub>OH</sub> – 0.1 V  |  |  |  |
| 1.65 V to 2.7 V                         | 0.5V <sub>CCI</sub>  | 0.5V <sub>CCO</sub>   | V <sub>OL</sub> + 0.15 V | V <sub>OH</sub> – 0.15 V |  |  |  |
| 3.0 V to 5.5 V                          | 0.5V <sub>CCI</sub>  | 0.5V <sub>CCO</sub>   | V <sub>OL</sub> + 0.3 V  | V <sub>OH</sub> – 0.3 V  |  |  |  |

- [1]  $V_{CCI}$  is the supply voltage associated with the data input port.
- [2] V<sub>CCO</sub> is the supply voltage associated with the output port.



Test data is given in Table 15.

 $R_L$  = Load resistance.

 $C_L$  = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance.

 $V_{EXT}$  = External voltage for measuring switching times.

Fig 9. Test circuit for measuring switching times


Table 15. Test data

| Supply voltage         | Input              |            | Load  |                | V <sub>EXT</sub>                    |                                     |   |  |  |
|------------------------|--------------------|------------|-------|----------------|-------------------------------------|-------------------------------------|---|--|--|
| $V_{CC(A)}, V_{CC(B)}$ | V <sub>I</sub> [1] | Δt/ΔV[2]   | CL    | R <sub>L</sub> | t <sub>PLH</sub> , t <sub>PHL</sub> | t <sub>PZH</sub> , t <sub>PHZ</sub> | t <sub>PZL</sub> , t <sub>PLZ</sub> [3] |  |  |
| 1.2 V to 5.5 V         | V <sub>CCI</sub>   | ≤ 1.0 ns/V | 15 pF | 2 kΩ           | open                                | GND                                 | 2V <sub>CCO</sub>                       |  |  |


- [1]  $V_{\text{CCI}}$  is the supply voltage associated with the data input port.
- [2] dV/dt ≥ 1.0 V/ns.
- [3]  $V_{CCO}$  is the supply voltage associated with the output port.

74LVC\_LVCH2T45

# 13. Typical propagation delay characteristics




a. HIGH to LOW propagation delay (A to B)




- c. HIGH to LOW propagation delay (B to A)
- (1)  $V_{CC(B)} = 1.2 \text{ V}.$
- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$








b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)








c. HIGH to LOW propagation delay (B to A)




- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$


Fig 11. Typical propagation delay versus load capacitance; T<sub>amb</sub> = 25 °C; V<sub>CC(A)</sub> = 1.5 V





b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)









c. HIGH to LOW propagation delay (B to A)



- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$





b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)











c. HIGH to LOW propagation delay (B to A)



- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$

(6)  $V_{CC(B)} = 5.0 \text{ V}.$ 



b. LOW to HIGH propagation delay (A to B)








Fig 13. Typical propagation delay versus load capacitance; T<sub>amb</sub> = 25 °C; V<sub>CC(A)</sub> = 2.5 V








c. HIGH to LOW propagation delay (B to A)




- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$


Fig 14. Typical propagation delay versus load capacitance; T<sub>amb</sub> = 25 °C; V<sub>CC(A)</sub> = 3.3 V





b. LOW to HIGH propagation delay (A to B)




d. LOW to HIGH propagation delay (B to A)








c. HIGH to LOW propagation delay (B to A)




- (2)  $V_{CC(B)} = 1.5 \text{ V}.$
- (3)  $V_{CC(B)} = 1.8 \text{ V}.$
- (4)  $V_{CC(B)} = 2.5 \text{ V}.$
- (5)  $V_{CC(B)} = 3.3 \text{ V}.$
- (6)  $V_{CC(B)} = 5.0 \text{ V}.$

Fig 15. Typical propagation delay versus load capacitance;  $T_{amb} = 25 \, ^{\circ}C$ ;  $V_{CC(A)} = 5 \, V$ 



b. LOW to HIGH propagation delay (A to B)



d. LOW to HIGH propagation delay (B to A)

# 14. Application information

#### 14.1 Unidirectional logic level-shifting application

The circuit given in <u>Figure 16</u> is an example of the 74LVC2T45; 74LVCH2T45 being used in an unidirectional logic level-shifting application.





Table 16. Description of unidirectional logic level-shifting application

| Pin | Name        | Function  | Description   |
|-----|-------------|-----------|---|
| 1   | $V_{CC(A)}$ | $V_{CC1}$ | supply voltage of system-1 (1.2 V to 5.5 V)               |
| 2   | 1A          | OUT       | output level depends on V <sub>CC1</sub> voltage          |
| 3   | 2A          | OUT       | output level depends on V <sub>CC1</sub> voltage          |
| 4   | GND         | GND       | device GND  |
| 5   | DIR         | DIR       | the GND (LOW level) determines B port to A port direction |
| 6   | 2B          | IN        | input threshold value depends on V <sub>CC2</sub> voltage |
| 7   | 1B          | IN        | input threshold value depends on V <sub>CC2</sub> voltage |
| 8   | $V_{CC(B)}$ | $V_{CC2}$ | supply voltage of system-2 (1.2 V to 5.5 V)               |
|     |             |           |   |

### 14.2 Bidirectional logic level-shifting application

Figure 17 shows the 74LVC2T45; 74LVCH2T45 being used in a bidirectional logic level-shifting application. Since the device does not have an output enable pin, the system designer should take precautions to avoid bus contention between system-1 and system-2 when changing directions.



<u>Table 17</u> gives a sequence that will illustrate data transmission from system-1 to system-2 and then from system-2 to system-1.

Table 17. Description of bidirectional logic level-shifting application[1]

| State | DIR CTRL | I/O-1  | I/O-2  | Description  |
|-------|----------|--------|--------|--|
| 1     | Н        | output | input  | system-1 data to system-2  |
| 2     | Н        | Z      | Z      | system-2 is getting ready to send data to system-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on bus hold |
| 3     | L        | Z      | Z      | DIR bit is set LOW. I/O-1 and I/O-2 still are disabled. The bus-line state depends on bus hold                           |
| 4     | L        | input  | output | system-2 data to system-1  |

<sup>[1]</sup> H = HIGH voltage level;

### 14.3 Power-up considerations

The device is designed such that no special power-up sequence is required other than GND being applied first.

Table 18. Typical total supply current  $(I_{CC(A)} + I_{CC(B)})$ 

| V <sub>CC(A)</sub> | V <sub>CC(B)</sub> | V <sub>CC(B)</sub> |       |       |       |    |  |  |  |  |  |
|--------------------|--------------------|--------------------|-------|-------|-------|----|--|--|--|--|--|
|                    | 0 V                | 1.8 V              | 2.5 V | 3.3 V | 5.0 V |    |  |  |  |  |  |
| 0 V                | 0                  | < 1                | < 1   | < 1   | < 1   | μΑ |  |  |  |  |  |
| 1.8 V              | < 1                | < 2                | < 2   | < 2   | 2     | μΑ |  |  |  |  |  |
| 2.5 V              | < 1                | < 2                | < 2   | < 2   | < 2   | μΑ |  |  |  |  |  |
| 3.3 V              | < 1                | < 2                | < 2   | < 2   | < 2   | μΑ |  |  |  |  |  |
| 5.0 V              | < 1                | 2                  | < 2   | < 2   | < 2   | μΑ |  |  |  |  |  |

L = LOW voltage level;

Z = high-impedance OFF-state.

#### 14.4 Enable times

Calculate the enable times for the 74LVC2T45; 74LVCH2T45 using the following formulas:


- $t_{PZH}$  (DIR to A) =  $t_{PLZ}$  (DIR to B) +  $t_{PLH}$  (B to A)
- $t_{PZL}$  (DIR to A) =  $t_{PHZ}$  (DIR to B) +  $t_{PHL}$  (B to A)
- $t_{PZH}$  (DIR to B) =  $t_{PLZ}$  (DIR to A) +  $t_{PLH}$  (A to B)
- $t_{PZL}$  (DIR to B) =  $t_{PHZ}$  (DIR to A) +  $t_{PHL}$  (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the 74LVC2T45; 74LVCH2T45 initially is transmitting from A to B, then the DIR bit is switched, the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

# 15. Package outline

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm

SOT765-1



| UNIT | A<br>max. | A <sub>1</sub> | A <sub>2</sub> | Α3   | bp           | C            | D <sup>(1)</sup> | E <sup>(2)</sup> | е   | HE         | L   | Lp           | Q            | v   | w    | у   | Z <sup>(1)</sup> | θ        |
|------|-----------|----------------|----------------|------|--------------|--------------|------------------|------------------|-----|------------|-----|--------------|--------------|-----|------|-----|------------------|----------|
| mm   | 1         | 0.15<br>0.00   | 0.85<br>0.60   | 0.12 | 0.27<br>0.17 | 0.23<br>0.08 | 2.1<br>1.9       | 2.4<br>2.2       | 0.5 | 3.2<br>3.0 | 0.4 | 0.40<br>0.15 | 0.21<br>0.19 | 0.2 | 0.13 | 0.1 | 0.4<br>0.1       | 8°<br>0° |

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  |     | REFER  | EUROPEAN | ISSUE DATE |            |            |  |
|----------|-----|--------|----------|------------|------------|------------|--|
| VERSION  | IEC | JEDEC  | JEITA    |            | PROJECTION | ISSUE DATE |  |
| SOT765-1 |     | MO-187 |          |            |            | 02-06-07   |  |

Fig 18. Package outline SOT765-1 (VSSOP8)

74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.




Fig 19. Package outline SOT833-1 (XSON8)

74LVC\_LVCH2T45 All information provided in this document is subject to legal disclaimers.




Fig 20. Package outline SOT1089 (XSON8)

74LVC\_LVCH2T45 All information provided in this document is subject to legal disclaimers.




Fig 21. Package outline SOT996-2 (XSON8U)

74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.




Fig 22. Package outline SOT902-1 (XQFN8U)

74LVC\_LVCH2T45




Fig 23. Package outline SOT1116 (XSON8)

74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.




Fig 24. Package outline SOT1203 (XSON8)

74LVC\_LVCH2T45

All information provided in this document is subject to legal disclaimers.

# 16. Abbreviations

#### Table 19. Abbreviations

| Acronym | Description             |
|---------|-------------------------|
| CDM     | Charged Device Model    |
| DUT     | Device Under Test       |
| ESD     | ElectroStatic Discharge |
| НВМ     | Human Body Model        |
| MM      | Machine Model           |

# 17. Revision history

### Table 20. Revision history

| Document ID        | Release date                    | Data sheet status  | Change notice | Supersedes         |
|--------------------|---------------------------------|--------------------|---------------|--------------------|
| 74LVC_LVCH2T45 v.6 | 20111209                        | Product data sheet | -             | 74LVC_LVCH2T45 v.5 |
| Modifications:     | <ul> <li>Legal pages</li> </ul> | updated.           |               |                    |
| 74LVC_LVCH2T45 v.5 | 20110927                        | Product data sheet | -             | 74LVC_LVCH2T45 v.4 |
| 74LVC_LVCH2T45 v.4 | 20100820                        | Product data sheet | -             | 74LVC_LVCH2T45 v.3 |
| 74LVC_LVCH2T45 v.3 | 20100119                        | Product data sheet | -             | 74LVC_LVCH2T45 v.2 |
| 74LVC_LVCH2T45 v.2 | 20090205                        | Product data sheet | -             | 74LVC_LVCH2T45 v.1 |
| 74LVC_LVCH2T45 v.1 | 20081118                        | Product data sheet | -             | -                  |

### 18. Legal information

#### 18.1 Data sheet status

| Document status[1][2]          | Product status[3] | Definition  |
|--------------------------------|-------------------|---|
| Objective [short] data sheet   | Development       | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification     | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production        | This document contains the product specification.                                     |

- Please consult the most recently issued document before initiating or completing a design.
- The term 'short data sheet' is explained in section "Definitions"
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 18.2 **Definitions**

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for guick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 18.3 **Disclaimers**

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

74LVC LVCH2T45

All information provided in this document is subject to legal disclaimers.

# 74LVC2T45; 74LVCH2T45

#### **Dual supply translating transceiver; 3-state**

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

#### 18.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 19. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

### 20. Contents

| 1    | General description                               | . 1 |
|------|---|-----|
| 2    | Features and benefits                             | . 1 |
| 3    | Ordering information                              | . 2 |
| 4    | Marking   | . 2 |
| 5    | Functional diagram                                | . 3 |
| 6    | Pinning information                               | . 3 |
| 6.1  | Pinning   | . 3 |
| 6.2  | Pin description                                   | . 4 |
| 7    | Functional description                            | . 4 |
| 8    | Limiting values                                   | . 5 |
| 9    | Recommended operating conditions                  | . 5 |
| 10   | Static characteristics                            | . 6 |
| 11   | Dynamic characteristics                           | 10  |
| 12   | Waveforms   |     |
| 13   | Typical propagation delay characteristics         | 17  |
| 14   | Application information                           | 23  |
| 14.1 | Unidirectional logic level-shifting application . | 23  |
| 14.2 | Bidirectional logic level-shifting application    | 23  |
| 14.3 | Power-up considerations                           | 24  |
| 14.4 | Enable times                                      | 25  |
| 15   | Package outline                                   | 26  |
| 16   | Abbreviations                                     | 33  |
| 17   | Revision history                                  | 33  |
| 18   | Legal information                                 | 34  |
| 18.1 | Data sheet status                                 | 34  |
| 18.2 | Definitions                                       | 34  |
| 18.3 | Disclaimers                                       | 34  |
| 18.4 | Trademarks  | 35  |
| 19   | Contact information                               | 35  |
| 20   | Contents  | 36  |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.