Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Improved support for STM32G0xx series parts to fix Issue #850 #857

Merged
merged 2 commits into from
Mar 16, 2020
Merged

Improved support for STM32G0xx series parts to fix Issue #850 #857

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
8f63140
Improved support for STM32G0xx series parts
Dec 23, 2019
05531ca
Merge branch 'master' into stm32g03x-support
Nightwalker-87 Mar 15, 2020
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 2 additions & 0 deletions include/stlink/chipid.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -75,6 +75,8 @@ enum stlink_stm32_chipids {
STLINK_CHIPID_STM32_G4_CAT2 = 0x468, // See: RM 0440 s46.6.1 "MCU device ID code".
STLINK_CHIPID_STM32_G4_CAT3 = 0x469,
STLINK_CHIPID_STM32_L4RX = 0x470, // taken from the STM32L4R9I-DISCO board
STLINK_CHIPID_STM32_G07X = 0x460, // Actually, 'G070 and 'G071/081
STLINK_CHIPID_STM32_G03X = 0x466, // Actually, 'G030 and 'G031/041
STLINK_CHIPID_STM32_WB55 = 0x495
};

Expand Down
11 changes: 11 additions & 0 deletions src/chipid.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -554,6 +554,17 @@ static const struct stlink_chipid_params devices[] = {
.bootrom_base = 0x1fff0000,
.bootrom_size = 0x7000 // 28K (table 2)
},
{
// STM32G031/041 (from RM0454 & RM0444)
.chip_id = STLINK_CHIPID_STM32_G03X,
.description = "G030/G031/G041 device",
.flash_type = STLINK_FLASH_TYPE_G0,
.flash_size_reg = 0x1FFF75E0, // Section 38.2
.flash_pagesize = 0x800, // 2K (sec 3.2)
.sram_size = 0x2000, // 8K (sec 2.3)
.bootrom_base = 0x1fff0000,
.bootrom_size = 0x2000 // 8k (table 2)
},
{
// STM32WB55 (from RM0434)
.chip_id = STLINK_CHIPID_STM32_WB55,
Expand Down