Update changelog

stm32-rs · Mar 5, 2020 · 0e2624b · 0e2624b
1 parent 50ec7c6
commit 0e2624b
Showing 1 changed file with 3 additions and 0 deletions.
diff --git a/CHANGELOG.md b/CHANGELOG.md
@@ -13,6 +13,9 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
 - Implement blocking Write for UART
 - Implement blocking Read for I2C
 
+### Fixed
+- Regression in v0.4.0 that set SPI to LSB-first ordering
+
 ## [v0.4.0] - 2019-12-27
 
 ### Added