Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Change Into<Hertz> to TryInto<Hertz> in rcc.rs #137

Merged
merged 2 commits into from Jul 19, 2021
Merged

Change Into<Hertz> to TryInto<Hertz> in rcc.rs #137

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
33a0383
Change Into<Hertz> to TryInto<Hertz> in rcc.rs
rfuest Jul 17, 2021
55f282a
Fix test
rfuest Jul 17, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 1 addition & 1 deletion examples/blinky_delay.rs
View file
Open in desktop
Expand Up @@ -22,7 +22,7 @@ fn main() -> ! {
let rcc = p.RCC.constrain();

// Configure clock and freeze it
let clocks = rcc.cfgr.sysclk(216_000_000.Hz()).freeze();
let clocks = rcc.cfgr.sysclk(216.MHz()).freeze();

// Get delay provider
let mut delay = Delay::new(cp.SYST, clocks);
Expand Down
2 changes: 1 addition & 1 deletion src/ltdc.rs
View file
Open in desktop
Expand Up @@ -85,7 +85,7 @@ impl<T: 'static + SupportedWord> DisplayController<T> {
// Get base clock and PLLM divisor
let base_clk: u32;
match &hse {
Some(hse) => base_clk = hse.freq,
Some(hse) => base_clk = hse.freq.0,
// If no HSE is provided, we use the HSI clock at 16 MHz
None => base_clk = 16_000_000,
}
Expand Down