Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add STM32 C0 support #1926

Merged
merged 23 commits into from Jan 23, 2023
Merged

Add STM32 C0 support #1926

merged 23 commits into from Jan 23, 2023

Conversation

fpistm
Copy link
Member

@fpistm fpistm commented Jan 20, 2023

This PR add the STM32 C0 support based on STM32CubeC0 v1.0.1.

This also add the support of:

Tests:

fpistm and others added 22 commits January 20, 2023 11:18
Included in STM32CubeC0 FW 1.0.1

Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Included in STM32CubeC0 FW 1.0.1

Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Allow some redefinition.

Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Remove duplicate clock definition.
Allow VECT_TAB_OFFSET redefinition.

Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Signed-off-by: Frederic Pillon <frederic.pillon@st.com>
Note: SystemClock_Config() is based on LL to spare a maximum
memory

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
…series

C0 doesn't have ability to enable/disable Backup Domain write protection

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
C0 doesn't have PLL

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
C0 doesn't have RCC_USART1CLKSOURCE_HSI
but instead RCC_USART1CLKSOURCE_HSIKER
Note: both HSI and HSIKER have the same HSI48 base,
but each have a dedicated prescaler.
This apply to UART1 and I2C1

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
@fpistm fpistm added this to the 2.5.0 milestone Jan 20, 2023
@fpistm fpistm added this to In progress in STM32 core based on ST HAL via automation Jan 20, 2023
Note: SystemClock_Config() is based on LL API to spare Flash memory

Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
@fpistm fpistm merged commit 32a312a into stm32duino:main Jan 23, 2023
STM32 core based on ST HAL automation moved this from In progress to Done Jan 23, 2023
@fpistm fpistm deleted the STM32C0 branch January 23, 2023 13:34
@fpistm fpistm mentioned this pull request Jan 28, 2023
73 tasks
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
Development

Successfully merging this pull request may close these issues.

None yet

2 participants