


1100




GT TRANSCEIVERS



ONE STATUS LED



6 F



3

The FPGA CCLK is a dedicated pin that clocks during FPGA configuration but then transitions to state 0 after configuration is complete. To enable OSPI access while the board is running in non-

MGT POW

BOOT MODE SELF

Configuration Mode	MII[2:0]	Bus Width
Master Serial	000	x3
Master SPI	001	x1, x2, x4
Master EPI	110	x8, x16
Master Serial DMA ²	100	x8, x16
[TAG]	101	x1
Slave Select DMA ³	110	x8, x16, x32 ⁴
Slave Serial ⁵	111	x1

IO_LSN_TO_QSADS_35
IO_L4P_T0_35
IO_L4N_T0_35
IO_L5P_TO_AD13P_35
IO_L5N_TO_AD13N_35
IO_L6P_T0_35
IO_L6N_T0_VREF_35

IO_L1P_T1_AD6P_35
IO_L7N_T1_AD6N_35
IO_L8P_T1_AD14P_35
IO_L8N_T1_AD14N_35
IO_L9P_T1_DQS_AD7P_35
IO_L9N_T1_DQS_AD7N_35
IO_L10P_T1_AD15P_35

IO_L10N_T1_AD15N_35
IO_L11P_T1_SRCC_35
IO_L11N_T1_SRCC_35
IO_L12P_T1_MRCC_35
IO_L12N_T1_MRCC_35
IO_L13P_T2_MRCC_35
IO_L13N_T2_MRCC_35

```

IO_L14P_T2_SRCC_35
IO_L14N_T2_SRCC_35
IO_L15P_T2_DQSS_35
IO_L15N_T2_DQSS_35
IO_L16P_T2_35
IO_L16N_T2_35
IO_L17P_T2_35

```

```

IO_L17N_T2_35 I6
IO_L18P_T2_35 I5
IO_L18N_T2_35 I4
IO_L19P_T3_35 N4
IO_L19N_T3_VREF_35 N3
IO_L20P_T3_35 R1
IO_L20N_T3_35 P1

```

IO_L20N_T3_35
IO_L21P_T3_DQS_35
IO_L21N_T3_DQS_35
IO_L22P_T3_35
IO_L22N_T3_35
IO_L23P_T3_35
IO_L23N_T3_35

```

graph LR
    A[IO_L24P_T3_35] --- B[IO_L24N_T3_35]
    B --- C[IO_25_35]
    C --- D[1FGG484C]

```

Configuration Mode	MPX[0]	Bus Width
Master Serial	000	x3
Master SPI	001	x1, x2, x8
Master EPI	110	x8, x16
Master SelectDMA [®]	100	x8, x16

The diagram shows the SPI connections for Master SPI mode. The Arduino Uno pins are connected as follows:

- SPI CS (Pin 10) is connected to the CS pin of the MCP3208 module.
- SPI MISO (Pin 11) is connected to the MISO pin of the MCP3208 module.
- SPI MOSI (Pin 12) is connected to the MOSI pin of the MCP3208 module.
- SPI SCK (Pin 13) is connected to the SCK pin of the MCP3208 module.

GND

The diagram shows the connection of pins 4, 8, 2, 7, and 9 from the C41 and C70HF components to the corresponding pins on the LP3879MR-1.2NC chip.

6A

T14	NC	NC	YF
T15	NC	NC	YF
T16	NC	NC	YF
U15	NC	NC	AA
U16	NC	NC	AA
V10	NC	NC	AA
V13	NC	NC	AA

V14	NC	NC	AA
V15	NC	NC	AA
W10	NC	NC	AA
W11	NC	NC	AB
W12	NC	NC	AB
W14	NC	NC	AB
W15	NC	NC	AB

W16	NC	NC	AB
Y11	NC	NC	AB
Y12	NC	NC	AB
Y13	NC	NC	

Title: *
Size: A2 Number: * Revision: *
Date: 19/11/2015 Time: 09:40:17 Sheet * of *
File: C:\Users\Fanhi\Desktop\Metin Proj\ FPGA SchDoc

Boards