from https://github.com/pConst/basic_verilog
from https://github.com/ShashankVM/generic_systemverilog_designs_library
from https://github.com/DigitalRabbit85/SvLibDR
from https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP