Skip to content
forked from IObundle/iob-mem

Verilog behavioral description of various memories

License

Notifications You must be signed in to change notification settings

sujianleo/iob-mem

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

IOb-mem

Test all memory modules

From the top directory, type make.

Test a specific memory module

Go to the memory folder and type make.

Simulate a specific memory module

In the memory folder, type make sim.

Parameter configuration

For specific memory modules, there are parameters that can be configured.

RAM: RAM=1 to use RAM; RAM=0 otherwise (default).

R: R=1 for READ_DATA > WRITE_DATA; R=0 otherwise (default).

About

Verilog behavioral description of various memories

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 75.7%
  • Python 20.6%
  • Makefile 3.0%
  • Other 0.7%