Skip to content
View surajbidnur's full-sized avatar

Highlights

  • Pro
Block or Report

Block or report surajbidnur

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Project_Lift Project_Lift Public

    Simulating the working of an elevator using verilog hld coding and running it on an FPGA

    Verilog

  2. async_fifo async_fifo Public

    Simulation of an asynchronous fifo/buffer used to transfer data between different clock domains using verilog

    Verilog

  3. Acute-Infarct-DL Acute-Infarct-DL Public

    Forked from Maithilishetty/Acute-Infarct-DL

    Acute Infarct Location Classification using CNN.

    Python

  4. mergesort_openmp mergesort_openmp Public

    Implementation of parallel mergesort using OpenMP dierectives

    C++

  5. MIPS_Processors MIPS_Processors Public

    Verilog implementation of the MIPS single cycle, multi cycle and pipeline processor architectures

    Verilog