




Schematic Summary: DigBB

This schematic is another high-level schematic which separates the MCU and the FPGA. The FPGA performs all of the real-time digital baseband operations of the RFIDr reader, while the MCU performs less time-critical, but more behaviorally complex operations.









Schematic Summary: PA BIAS Control


In this schematic, bias voltages for the PA are generated via resistor strings and unity—gain biased opamps. It was intended in the future that the PA bias be made adjustable on—the—fly, but this was a way it could be made easily adjustable by changing a resistor divider. The resistive dividers could use capacitive decouping to ground at the output voltage node, but tests have shown this makes no difference to reader performance.



Author: E. Keehr
This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.
Licensed under CERN-OHL-P v2 or later.
Copyright 2021 Superlative Semiconductor LLC.
Superlative Semiconductor LLC
Sheet: /RFIDr_Open_DigBB/RFIDr_Open_MCU/RFIDr_Open_PA_BIAS_CTRL/
File: RFIDr_Open_PA_BIAS_CTRL.

Title: RFIDr_Open_PA_BIAS_CTRL
Size: A Date: 2020-05-21 Rev: A
KiCad E.D.A. kicad (5.1.5)-3 Id: 5/17





Schematic Summary: JTAG MUX This pair of dual solid-state switches permits programming of the FPGA either through an onboard header, or over-the-air through the MCU. So far, over-the-air FPGA reprogramming has not been implemented or tested. NLAS5223B NLAS5223B U8 RFIDr_Open:WQFN-10 U9 RFIDr_Open:WQFN-10 N02 C0M2 IN2 7_JTAG_TDI_JTAG_TDI 7 JTAG_TCK_JTAG_TCK FPGA_TDO_MCU CFPGA_TDO_MCU VDD O NC2 NC2 FPGA_TMS_MCUDFPGA_TMS_MCU GND GND COM1 IN1 NC1 GND GND Dual Solid-State Dual Solid-State SPDT Switches SPDT Switches Author: E. Keehr This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. Licensed under CERN-OHL-P v2 or later. Copyright 2021 Superlative Semiconductor LLC. Superlative Semiconductor LLC Sheet: /RFIDr_Open_DigBB/RFIDr_Open_FPGA/RFIDr_Open_JTAG_MUX/ File: RFIDr_Open_JTAG_MUX.sch Title: RFIDr_Open_JTAG_MUX Size: A Date: 2019-12-04 Rev: A KiCad E.D.A. kicad (5.1.5)-3 ld: 8/17

POWER TREE: [USB_VBUS (5V)] ->1019mA -> [VCC (4.4V)] ----> 850mA -> [VPP (Switched 4.4V)] -> 850mA -> [RF Power Amplifier] -> 10mA -> [2 LEDs] -> about OmA -> [+2V5] -> about OmA -> [+5V] -> [Level shifters for antenna diversity switch control (MCU Schematic)] -> about 0mA -> [+1V2] -> Not used here, used for other 10M02 FPGA package variants. -> 159.3mA -> [VDD (3.0V) - Digital Supply] ----> 32.5mA ->[FPGA] Schematic Summary: PMU (Power Management Unit) -> 18mA -> [3 LEDs] This schematic is the top level of the power management -> 5mA -> [MCU Digital] on the RFIDr reader. -> 16mA -> [VSS (3.0V)] -> 16mA -> [MCU BTLE Radio PA] Subunits include: -USB Micro-B Charging port (this schematic) --> 87.8mA -> [VAA (3.0V)] ----> 85mA -> [SX1257 SDR ASIC Max Power] -Li-lon battery and thermcouple access (this schematic) --> 2.2mA -> [XTAL OSC] -PMU CORE (BQ24073 charging chip and associated passives) -LDOS/QPUMP (LDOs and Charge Pump for derived supply voltages) -> 0.6mA -> [DTC-Based TMN] Implementation Note: The BQ24073 power management chip Layout Note: USB_VBUS, USB_VBUS_PRE, VCC, and VBAT lines should all be sized to carry about 1.5A of current. can accept 4.35V to 6.6V on VBUS. Typical VBUS value is 5V. The BQ24073 power management chip limits input current to about 1.36A. U1 FB2 Sheet: RFIDr_Open_PMU_CORE Sheet: RFIDr_Open_LDOS_QPUMP USB_VBUS_PRE USB_VBUS \sim VBUS >VBUS OUT SIN 2 USB_DM DM FFRRITE -DCHGB 3 USB_DP DΡ PGOODBD PGOODB 4 ID 102 103 EN_VDD_1P2D DEN_VDD_1P2 ID GND PUSB2X4Y REIDr Opensi 0805 GND RFIDr_Open:USB_Micro-B-Round-Pegs >THERMOCOUPLE USB ESD Diodes USB_Micro_B USB MICRO B File: RFIDr_Open_PMU_CORE.sch Connector File: RFIDr_Open_LDOS_QPUMP.sch Design Note: VCC is 4.4V when a valid power supply is attached on the USB port. ♦VBAT Otherwise, VCC is attached to any battery connected to the JST connector. NEG GŇD GND C43 Thermocouple GND Capacitors_SMD:C_0805 U12 Lead Solder Points Design Note: Include ferrites around USB power input to limit noise coming from a computer-derived power supply. Battery JST Connector М2 NEG JST-SH:JST-SM-02B-SRSS-TB Implementation Note: The RFID reader has not yet been tested with Thermocouple or a Li-Ion/Li-Po battery. GND Author: E. Keehr This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. Design Note: These resistors contact digital ground (GND) to analog ground (GNDA). This is done in a quasi-star ground configuration where the analog ground/supply (VAA) Licensed under CERN-OHL-P v2 or later. is derived from the digital 3.0V supply (VDD) due to layout constraints Copyright 2021 Superlative Semiconductor LLC. (namely digital circuitry being in between the power and analog circuitries). Superlative Semiconductor LLC Sheet: /RFIDr_Open_PMU/ File: RFIDr_Open_PMU.sch Title: RFIDr_Open_PMU Size: A Date: 2019-12-04 GNDA Rev: A GNDA KiCad E.D.A. kicad (5.1.5)-3ld: 9/17


Schematic Summary: LDOS_QPUMP


This schematic contains several LDOs and a charge pump which are used to derive various supplies for the RFIDr reader.

Design Note: VDD, VSS, and VAA are 3.0V supplies that supply the bulk of the analog and I/O circuits around the RFID reader. See the Power Tree at the next highest schematic up in the hierarchy for more details. The 3.0V level was chosen because it is the minimum acceptable for the digital chipset, allowing for the largest battery voltage excursion.

3.0V LDO VDD VSS


AP7361C-Y5-13







Design Note: The 2.5V supply supplies the JTAG interface and a 2.5V -> 5V charge pump. The 5V charge pump is critical for achiving low distortion on the antenna diversity switch while still being able to operate the system off of a battery.

The 2.5V supply is also used for different 10MO2 packaging variants.







Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_PMU/RFIDr_Open_LDOS_QPUMP/

File: RFIDr_Open_LDOS_QPUMP.sch

	Titl	e:	RFI.	Dr_O	pen_	LDOs_	QPUMP
--	------	----	------	------	------	-------	-------

İ	Size: A	Date: 2020-05-21	Rev: A		
	KiCad E.D.A. kid	cad (5.1.5)-3		ld: 10/17	
		<i>l</i> .	E		

Schematic Summary: PMU_CORE This schematic encapsulates the BQ24073 and its associated passives. BQ24073 is an integrated Li-lon charging solution which accepts power from a 5V source which it can use to charge a battery or to power a device. In the absence of external power, the BQ24073 routes battery power to the device's internal circuity. Operation of the reader with battery has not yet been tested. Design Note: EN2=HI, EN1=LO means ILIM=K_ILIM/R_ILIM=1500/1.1kOhm=1.36A. Note that this does not give much margin to the 1A required for PA operation. However, this is the minimum R ILIM resistor value available. Design Note: Battery Fast Charge Current is K_ISET/R_SET=(797 to 975)/1,13kOhms=0.7A to 0.86A. The 1.13kOhm value was taken from the BQ24073 data sheet typical application circuit. BQ24073 Li-Ion Charge Management ♦VBUS RFIDr_Open:QFN-16-1EP_3x3mm_Pitch0.5mm_wvlas **ASIC** BQ24073 THERMOCOUPLE \$\times THERMOCOUPLE DNP 11 OUT 10 OUT <0UT Design Note: R42 emulates the resistance of the thermistor. S CHGB If the real thermistor is not present, a dummy thermistor to ground must be present for the BQ24073 to work. Capacitors_SMD:C_1206 C124 10u On second inspection, R42 should have been 10kOhms. GND GND Resistors SMD:R 0402 Design Note: For Input below the OVP threshold and above 4.4V, output is 4.4V. Design Note: LED resistors should probably be increased to 2kOhms in future iterations to save current/reduce LED brightness. When the input is out of the operation range, OUT is connected to the battery. (From BQ24073 data sheet). Author: E. Keehr This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. Licensed under CERN-OHL-P v2 or later. Copyright 2021 Superlative Semiconductor LLC. Superlative Semiconductor LLC Sheet: /RFIDr_Open_PMU/RFIDr_Open_PMU_CORE/ File: RFIDr_Open_PMU_CORE.sch Title: RFIDr_Open_PMU_CORE Date: 2020-05-21 Size: A Rev: A KiCad E.D.A. kicad (5.1.5)-3ld: 11/17

Schematic Summary: Radio This schematic contains all of the circuitry operating at radio frequencies. In addition, layout in this area is done with substantial ground shielding to promote RF isolation between various blocks in this subschematic. Subschematics include: TRX: The Transmit/Receive Software Defined Radio ASIC and associated circuits. PA: The Power Amplifier. ANT ACCESS: Various components supporting access to the antenna by the PA and SDR ASICs. ReflNW: Reflection Network — a Tunable Microwave Network which enables TX cancellation. RF_VIAS: RF Vias for ground shielding. Design Note: RFIDr_Open_TRX is the SX1257 SDR Full-Duplex ASIC Sheet: RFIDr_Open_TRX and associated circuitry (passives, oscillators, RF balun, etc.) CTRLR_COPI_CAPO_RDIOD_CTRLR_COPI_CAPO_RDIO >CTRLR_COPI_CAPO_RDIO Sheet: RFIDr_Open_ANT_ACCESS CTRLR_CIPO CTRLR_CIPO CTRLR_PCLKID_CTRLR_PCLK CIRX FILT RX_FILT< Sheet: RFIDr_Open_PA ⊃PA_IN >TX_IN PA_IND PA_OUTD LIND—DLIN EN_VDD_PAD—DEN_VDD_PA $Q_IND \longrightarrow Q_IN$ CLK_OUT A CLK_OUT
|_OUT A Q_OUT EN_RSSID—DEN_RSSI RSSI_OUTD—DRSSI_OUT ANTO ANTO VAPC1 VAPC1 VAPC2D-VAPC2 XO_ENABLED XO_ENABLE File: RFIDr_Open_PA.sch RST_RDIO_PD RST_RDIO_P File: RFIDr_Open_ANT_ACCESS.sch Design Note: RFIDr Open PA is the SKY65111 ISM RF PA and associated matching passives. Also, the switched power supply for the PA is located here. File: RFIDr_Open_TRX.sch Design Note: RFIDr_Open_ANT_ACCESS is a collection of the following: -Antenna SMA connectors and TVS diodes for ESD.
-Antenna diversity switch (i.e. different antenna polarizations). -Directional coupler which permits both TX and RX to access the antenna. -RX RF attenuator. -RX RF 900MHz license-free band channel filter. Design Note: RF_VIAS is a collection of RF Vias in the schematic. This was needed because at the time of design, Kicad did not support automatic via stitching/shielding as do other design tools. Sheet: RFIDr_Open_ReflNW CTRLR_PCLK TERM Sheet: RF_VIAS CTRLR_NPS_DTCD-DPEN CTRLR_COPI_CAPO_RDIO CTRLR_COPI_CAP1 D-DPDAT1 CTRLR COPI CAP2D PDAT2 CTRLR_COPI_CAP3D-DPDAT3 File: RF_VIAS.sch File: RFIDr_Open_ReflNW.sch Design Note: RFIDr_Open_RefINW is the Subranging Tunable Microwave Network that was the subject of its own IEEE paper at IEEE RFID 2018. Along with the directional coupler in the antenna access network, it forms a Reflected Power Canceller which cancels TX leakage in the General Decoupling Capacitors for the Analog Supply RX section of the radio VAA O-Author: E. Keehr This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY. Licensed under CERN-OHL-P v2 or later. Copyright 2021 Superlative Semiconductor LLC. Superlative Semiconductor LLC Sheet: /RFIDr_Open_Radio/ File: RFIDr_Open_Radio.sch Title: RFIDr_Open_Radio Size: A Date: 2019-12-04 Rev: A KiCad E.D.A. kicad (5.1.5)-3ld: 12/17

