


Schematic Summary: DigBB

This schematic is another high-level schematic which separates the MCU and the FPGA. The FPGA performs all of the real-time digital baseband operations of the RFIDr reader, while the MCU performs less time-critical, but more behaviorally complex operations.



Design Note:
The user buttons were added in when it was thought that the RFIDr reader may become a consumer product. Power toggle was to turn the reader on/off. Sample was to search for a particular tag. Cycle was to cycle through a list of items in a smartphone app. Reset was to reset, of course.

Author: E. Keehr
This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.
Licensed under CERN-OHL-P v2 or later.
Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_DigBB/
File: RFIDr_Open_DigBB.sch


Title: RFIDr_Open_DigBB


Size: A Date: 2019-12-04

KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 2/17





Design Note: Metallization on net "ANT" should realize an inverted-F antenna.

Schematic Summary: BTLE_ANT
Here, we follow the recommended matching network from the Nordic PCA10001 Development PCB (antenna is a bit different).

Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_DigBB/RFIDr_Open_MCU/RFIDr_Open_BTLE_ANT/

File: RFIDr_Open_BTLE_ANT.sch

Title: RFIDr_Open_BTLE_ANT

Size: A Date: 2020-05-21


KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 4/17

Schematic Summary: PA BIAS Control

In this schematic, bias voltages for the PA are generated via resistor strings and unity-gain biased opamps. It was intended in the future that the PA bias be made adjustable on-the-fly, but this was a way it could be made easily adjustable by changing a resistor divider. The resistive dividers could use capacitive decoupling to ground at the output voltage node, but tests have shown this makes no difference to reader performance.



Resistive Divider sets
PA bias at about 2.7V.

Resistive Divider sets
PA bias at about 2.7V.

Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Sheet: /RFIDr_Open_DigBB/RFIDr_Open_MCU/RFIDr_Open_PA_BIAS_CTRL/

Title: RFIDr_Open_PA_BIAS_CTRL

Size: A	Date: 2020-05-21
---------	------------------


KiCad E.D.A.	kiCad (5.1.5)–3
--------------	-----------------

Rev: A

Id: 5/17

Schematic Summary: FPGA

This schematic simplifies the set of nets interfacing the FPGA to the rest of the reader.
The real-time digital back end of the RFID reader's software-defined radio resides on the FPGA.



Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_DigBB/RFIDr_Open_FPGA/

File: RFIDr_Open_FPGA.sch


Title: RFIDr_Open_FPGA

Size: A Date: 2019-12-04


KiCad E.D.A. kicad (5.1.5)-3

Rev: A


Id: 6/17



Schematic Summary: JTAG MUX
This pair of dual solid-state switches permits programming of the FPGA either through an onboard header, or over-the-air through the MCU. So far, over-the-air FPGA reprogramming has not been implemented or tested.



Dual Solid-State
SPDT Switches



Dual Solid-State
SPDT Switches

Author: E. Keehr		
This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.		
Licensed under CERN-OHL-P v2 or later.		
Copyright 2021 Superlative Semiconductor LLC.		
Superlative Semiconductor LLC		
Sheet: /RFIDr_Open_DigBB/RFIDr_Open_FPGA/RFIDr_Open_JTAG_MUX/		
File: RFIDr_Open_JTAG_MUX.sch		
Title: RFIDr_Open_JTAG_MUX		
Size: A	Date: 2019-12-04	Rev: A
KiCad E.D.A. kicad (5.1.5)-3		Id: 8/17


```


└--> 10mA -> [2 LEDs]
└--> about 0mA -> [+2V5] -> about 0mA -> [+5V] -> [Level shifters for antenna diversity switch control (MCU Schematic)]
└--> about 0mA -> [+1V2] -> Not used here, used for other 10M02 FPGA package variants.
└--> 159.3mA -> [VDD (3.0V) - Digital Supply] -----> 32.5mA -> [FPGA]
└--> 18mA -> [3 LEDs]
└--> 5mA -> [MCU Digital]
└--> 16mA -> [VSS (3.0V)] -> 16mA -> [MCU BTLE Radio PA]
└--> 87.8mA -> [VAA (3.0V)] -----> 85mA -> [SX1257 SDR ASIC Max Power]
└--> 2.2mA -> [XTAL OSC]
└--> 0.6mA -> [DTC-Based TMN]

```

This schematic is the top level of the power management on the RFIDr reader.

- USB Micro-B Charging port (this schematic)
- Li-Ion battery and thermcouple access (this schematic)
- PMU CORE (BQ24073 charging chip and associated passives)
- LDOS/QPUMP (LDOs and Charge Pump for derived supply voltages)

Layout Note: USB_VBUS, USB_VBUS_PRE, VCC, and VBAT lines should all be sized to carry about 1.5A of current. The BQ24073 power management chip limits input current to about 1.36A.



Resistors_SMD:R_0402

Resistors_SMD:R_0402

Resistors_SMD:R_0805

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.
Licensed under CERN-OHL-P v2 or later.
Copyright 2021 Superlative Semiconductor LLC.

Sheet: /RFIDr_Open_PMU/
File: RFIDr_Open_PMU.sch

Title: RFIDr_Open_PMU


Rev: A

Id: 9/17


Schematic Summary: LDOS_QPUMP

This schematic contains several LDOs and a charge pump which are used to derive various supplies for the RFIDr reader.

Design Note: VDD, VSS, and VAA are 3.0V supplies that supply the bulk of the analog and I/O circuits around the RFID reader. See the Power Tree at the next highest schematic up in the hierarchy for more details. The 3.0V level was chosen because it is the minimum acceptable for the digital chipset, allowing for the largest battery voltage excursion.



Design Note: The 1.2V LDO isn't used in this design. It's just in place for when the FPGA is swapped out with the lower-cost WLCSP 10M02 variant which does not use a single-supply scheme.




Design Note: The 2.5V supply supplies the JTAG interface and a 2.5V → 5V charge pump. The 5V charge pump is critical for achieving low distortion on the antenna diversity switch while still being able to operate the system off of a battery. The 2.5V supply is also used for different 10M02 packaging variants.


2.5V LDO (Actually 2.62V here)

2.62V → 5.24V Charge Pump


5.0V LDO



Diagnostic LEDs



Local Decoupling Caps



Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_PMU/RFIDr_Open_LDOS_QPUMP/

File: RFIDr_Open_LDOS_QPUMP.sch

Title: RFIDr_Open_LDOS_QPUMP

Size: A Date: 2020-05-21


KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 10/17

Schematic Summary: PMU_CORE

This schematic encapsulates the BQ24073 and its associated passives. BQ24073 is an integrated Li-Ion charging solution which accepts power from a 5V source which it can use to charge a battery or to power a device. In the absence of external power, the BQ24073 routes battery power to the device's internal circuitry. Operation of the reader with battery has not yet been tested.



Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_PMU/RFIDr_Open_PMU_CORE/

File: RFIDr_Open_PMU_CORE.sch

Title: RFIDr_Open_PMU_CORE

Size: A Date: 2020-05-21

KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 11/17

Schematic Summary: Radio

This schematic contains all of the circuitry operating at radio frequencies. In addition, layout in this area is done with substantial ground shielding to promote RF isolation between various blocks in this subschematic.

Subschematics include:



TRX: The Transmit/Receive Software Defined Radio ASIC and associated circuits.

PA: The Power Amplifier.

ANT_ACCESS: Various components supporting access to the antenna by the PA and SDR ASICs.

RefINW: Reflection Network – a Tunable Microwave Network which enables TX cancellation.

RF_VIAS: RF Vias for ground shielding.



Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.

Licensed under CERN-OHL-P v2 or later.

Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_Radio/

File: RFIDr_Open_Radio.sch

Title: RFIDr_Open_Radio

Size: A Date: 2019-12-04

KiCad E.D.A. kicad (5.1.5)-3


Rev: A

Id: 12/17

Design Note: This port is used to characterize the Tunable Microwave Network when R71 is populated and R83 is DNied.

Schematic Summary: RefINW (Reflection Network)

This is the Tunable Microwave Network, which is covered in more detail here: <https://ieeexplore.ieee.org/document/8376194>. It is comprised of 4 digital tunable capacitors along with inductive dividers designed such that the small DTCs subrange the large ones for enhanced resolution for generating a TX cancellation signal.



Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.
Licensed under CERN-OHL-P v2 or later.
Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_Radio/RFIDr_Open_RefINW/
File: RFIDr_Open_RefINW.sch


Title: RFIDr_Open_RefINW


Size: A Date: 2019-12-04


KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 13/17







Design Note: 10dB directional coupler, 6dB attenuator, and 3dB filter reduce reflected signal from antenna by 19dB to protect the SX1257 RX RF input. The absolute maximum rating of the SX1257 RX RF input is +6dBm, so for +30dBm PA output power, the antennas connected to the antenna ports must have $S_{11} < -5\text{dB}$ over all operational frequencies.

Design Note: R64, R65, R95, and R57 realize a method to bypass the SKY13350 Antenna Diversity Switch. On the original iteration of this design, it was found that distortion due to this switch prevented RX reception at high TX output power levels. This is fixed by using a +5V charge pump and level shifters to drive the SKY13350 control ports. This installable bypass option was put in the schematic to facilitate any further debugging with this switch.


Design Note: LEDs on antenna control nets are for debugging purposes.

Design Note: The SKY13350 Antenna Diversity Switch permits one to attach two antennas in different orientations to the reader to permit tags reads for all tag orientations and placements around the reader.

Currently it is recommended that the alternate antenna port (U19) be terminated in a 50 ohm SMA termination so that the reader can determine if the SX1257 PLL has gotten itself into a state where (our best guess is) the TX preamplifier can pull on the RX PLL, increasing RX noise.

900 MHz U.S. License-Free Channel Filter
(about 3dB Insertion Loss)

RF Attenuator –
6dB was actually installed.



Design Note: 10dB Directional Coupler multiplexes RX and TX onto the antenna. Since RX and TX operate at the same frequencies, TX cancellation in the RX path is required to receive signal at any meaningful level.

Schematic Summary: ANT_ACCESS
The antenna access schematic comprises a hodgepodge of circuits related to antenna access. From left to right:
–RX 902–928MHz channel filter
–RX attenuator (for SX1257 RX protection).
–Directional coupler (for TX/RX antenna access)
–Diversity switch LEDs and current-limit resistors.
–SKY13350 antenna diversity switch.
–Antenna SMA connectors and ESD protection.

Author: E. Keehr

This source provided WITHOUT ANY EXPRESS OR IMPLIED WARRANTY.
Licensed under CERN-OHL-P v2 or later.
Copyright 2021 Superlative Semiconductor LLC.

Superlative Semiconductor LLC

Sheet: /RFIDr_Open_Radio/RFIDr_Open_ANT_ACCESS/
File: RFIDr_Open_ANT_ACCESS.sch

Title: RFIDr_Open_ANT_ACCESS

Size: A Date: 2020-05-21

KiCad E.D.A. kicad (5.1.5)-3

Rev: A

Id: 17/17