ALTIVECPEMAD/D (Motorola Order Number) 3/1999 REV. 0



# Errata AltiVec™ Technology Programming Environments Manual Errata

This errata describes corrections to the *AltiVec Technology Programming Environments Manual* (order #: ALTIVECPEM/D, rev. 0) referred to as the PEM. For convenience, the section number and page number are provided.





## Section #/Page #


# Changes

2.1.2, Page 2-4 Replace Figure 2-4, "Saving/Restoring the AltiVec Context Register (VRSAVE)" with the following:


	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	VR0	VR1	VR2	VR3	VR4	VR5	VR6	VR7	VR8	VR9	VR10	VR11	VR12	VR13	VR14	VR15
Reset	0000_0000_0000															
R/W	R/W using <b>mfspr</b> or <b>mtspr</b> instructions															
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	VR16	VR17	VR18	VR19	VR20	VR21	VR22	VR23	VR24	VR25	VR26	VR27	VR28	VR29	VR30	VR31
Reset	0000_0000_0000															
R/W	R/W using <b>mfspr</b> or <b>mtspr</b> instructions															
SPR		SPR256														

- 2.2, Page 2-9 Figure 2-10—The vector registers are 128 bits wide not 64 bits wide as shown.
- 4.2.2.4, Page 4-20 Change Table 4-9 as follows:
  - the mnemonic for Vector Round to Floating-Point Integer Nearest should be **vrfin** not fyrfin.
  - the mnemonic for Vector Round to Floating-Point Integer toward Zero should be vrfiz, not fyrfiz.
  - the mnemonic for Vector Round to Floating-Point Integer toward Positive Infinity should be **vrfip**, not fyrfip.
  - the mnemonic for Vector Round to Floating-Point Integer toward Minus Infinity should be **vrfim**, not fvrfim.

6.2, Page 6-24 Change the **mfvscr** encoding as shown below (note: bit 31 is not 0):



6.2, Page 6-25 Change the **mtvscr** encoding as shown below (note: bit 31 is not 0):



A.1, Page A-2 Change the **mfvscr** encoding as shown below (note: bit 31 is not 0):

mfvscr	04	<b>v</b> D	00000	00000	1540
--------	----	------------	-------	-------	------

## Section #/Page #

## Changes

A.1, Page A-2	Change the <b>mtvscr</b> encoding as shown below (note: bit 31 is not 0 and
	vD should be vB):

mtvscr	04	00000	00000	<b>v</b> B	1604

A.2, Page A-9 Change the **mfvscr** encoding as shown below (note: bit 31 is not 0):

mfvscr	000100	<b>v</b> D	00000	00000	110 0000 0100

A.2, Page A-9 Change the **mtvscr** encoding as shown below (note: bit 31 is not 0):

mtvscr	000100	00000	00000	<b>v</b> B	110 0100 0100

A.3, Page A-14 Change the **mfvscr** encoding as shown below (note: bit 31 is not 0):

mfvscr	04	<b>v</b> D	00000	00000	1540

A.3, Page A-14 Change the **mtvscr** encoding as shown below (note: bit 31 is not 0):

mtvscr	04	00000	00000	<b>v</b> B	1604

Mfax and AltiVec are trademarks of Motorola, Inc.

The PowerPC name, the PowerPC logotype are trademarks of International Business Machines Corporation used by Motorola under license from International Business Machines Corporation.

Information in this document is provided solely to enable system and software implementers to use PowerPC microprocessors. There are no express or implied copyright licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.

document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

Motorola and (A) are registered trademarks of Motorola los in an Equal Constraint (Affirmation Active Territory).

Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

### Motorola Literature Distribution Centers:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 5405; Denver, Colorado 80217; Tel.: 1-800-441-2447 or 1-303-675-2140; World Wide Web Address: http://ldc.nmd.com/

JAPAN: Nippon Motorola Ltd SPD, Strategic Planning Office 4-32-1, Nishi-Gotanda Shinagawa-ku, Tokyo 141, Japan Tel.: 81-3-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd Silicon Harbour Centre 2, Dai King Street Tai Po Industrial Estate Tai Po, New Territories, Hong Kong

Mfax™: RMFAX0@email.sps.mot.com; TOUCHTONE 1-602-244-6609; US & Canada ONLY (800) 774-1848; World Wide Web Address: http://sps.motorola.com/mfax

INTERNET: http://motorola.com/sps

Technical Information: Motorola Inc. SPS Customer Support Center 1-800-521-6274; electronic mail address; crc@wmkmail.sps.mot.com.

**Document Comments**: FAX (512) 895-2638, Attn: RISC Applications Engineering.

World Wide Web Addresses: http://www.motorola.com/PowerPC/http://www.motorola.com/netcomm/

