Skip to content

Issues: taichi-ishitani/tvip-axi

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

6 Open 29 Closed
6 Open 29 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Support Veridi Protocol/Performance Analyzer enhancement New feature or request
#45 opened Aug 16, 2022 by taichi-ishitani
@taichi-ishitani
Support Vivado simulator enhancement New feature or request
#32 opened May 8, 2022 by taichi-ishitani
@taichi-ishitani
6
Error when elab with Vivado
#28 opened Dec 30, 2020 by aignacio
9
uvm reg adapter supports AXI4 access enhancement New feature or request
#17 opened Jul 24, 2020 by taichi-ishitani
@taichi-ishitani
Open Source Verilog Simulator with This
#13 opened Jan 4, 2020 by coder-humbitious
1
fixed and wrapping burst support enhancement New feature or request
#10 opened Jul 9, 2019 by taichi-ishitani
ProTip! Type g i on any issue or pull request to go back to the issue listing page.