
STGIPS10K60T



SLLIMM™ small low-loss intelligent molded module IPM, 3-phase inverter, 10 A, 600 V short-circuit rugged IGBT

Datasheet - production data



Features

- IPM 10 A, 600 V 3-phase IGBT inverter bridge including control ICs for gate driving and freewheeling diodes
- Short-circuit rugged IGBTs
- V_{CE(sat)} negative temperature coefficient
- 3.3 V, 5 V, 15 V CMOS/TTL inputs comparators with hysteresis and pull-down / pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Shut down function
- DBC substrate leading to low thermal resistance
- Isolation rating of 2500 V_{rms}/min
- 4.7 k Ω NTC for temperature control
- UL recognized: UL1557 file E81734

Applications

- · 3-phase inverters for motor drives
- Home appliances, such as washing machines, refrigerators, air conditioners and sewing machines

Description

This intelligent power module provides a compact, high performance AC motor drive in a simple, rugged design. Combining ST proprietary control ICs with the most advanced short-circuitrugged IGBT system technology, this device is ideal for 3-phase inverters in applications such as home appliances and air conditioners. SLLIMM™ is a trademark of STMicroelectronics.

Table 1. Device summary

Order code		Marking	Package	Packing
	STGIPS10K60T	GIPS10K60T	SDIP-25L	Tube

Contents STGIPS10K60T

Contents

1	Inte	rnal block diagram and pin configuration
2	Elec	trical ratings 5
	2.1	Absolute maximum ratings
	2.2	Thermal data 6
3	Elec	trical characteristics7
	3.1	Control part
		3.1.1 NTC thermistor
	3.2	Waveforms definitions
4	Арр	lications information13
	4.1	Recommendations
5	Pacl	kage information
	5.1	SDIP-25L package information
	5.2	Packing information
6	Revi	ision history



1 Internal block diagram and pin configuration





Figure 1. Internal block diagram

Table 2. Pin description

Pin n°	Symbol	Description
1	OUT _U	High side reference output for U phase
2	V _{boot U}	Bootstrap voltage for U phase
3	LIN _U	Low side logic input for U phase
4	HIN _U	High side logic input for U phase
5	V _{CC}	Low voltage power supply
6	OUT _V	High side reference output for V phase
7	V _{boot V}	Bootstrap voltage for V phase
8	GND	Ground
9	LIN _V	Low side logic input for V phase
10	HIN_V	High side logic input for V phase
11	OUT _W	High side reference output for W phase
12	V _{boot W}	Bootstrap voltage for W phase
13	LIN _W	Low side logic input for W phase
14	HIN _W	High side logic input for W phase
15	SD	Shut down logic input (active low)
16	T1	NTC thermistor terminal
17	N _W	Negative DC input for W phase
18	W	W phase output
19	Р	Positive DC input
20	N _V	Negative DC input for V phase
21	V	V phase output
22	Р	Positive DC input
23	N _U	Negative DC input for U phase
24	U	U phase output
25	Р	Positive DC input

Figure 2. Pin layout (bottom view)



STGIPS10K60T Electrical ratings

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3. Inverter part

Symbol	Parameter	Value	Unit
V _{PN}	Supply voltage applied between P - N_U , N_V , N_W	450	V
V _{PN(surge)}	Supply voltage (surge) applied between P - N_U , N_V , N_W	500	V
V _{CES}	Each IGBT collector emitter voltage (V _{IN} ⁽¹⁾ = 0)	600	V
± I _C ⁽²⁾	Each IGBT continuous collector current at T _C = 25°C	10	А
± I _{CP} ⁽³⁾	Each IGBT pulsed collector current	20	Α
P _{TOT}	Each IGBT total dissipation at T _C = 25°C	33	W
t _{scw}	Short-circuit withstand time, $V_{CE} = 0.5 V_{(BR)CES}$ $T_j = 125 ^{\circ}C$, $V_{CC} = V_{boot} = 15 V$, $V_{IN (1)} = 5 V$	5	μs

- 1. Applied between HIN_i, $\overline{\text{LIN}}_{i \text{ and }} G_{ND}$ for i = U, V, W.
- 2. Calculated according to the iterative formula:

$$I_{C}(T_{C}) = \frac{T_{j(max)} - T_{C}}{R_{thj-c} \times V_{CE(sat)(max)}(T_{j(max)}, I_{C}(T_{C}))}$$

3. Pulse width limited by max junction temperature.

Table 4. Control part

Symbol	Parameter	Min.	Max.	Unit
V _{OUT}	Output voltage applied between OUT_U,OUT_V,OUT_W - GND			V
V _{CC}	Low voltage power supply	- 0.3	21	V
V _{boot}	Bootstrap voltage	- 0.3	620	V
V _{IN}	Logic input voltage applied between HIN, $\overline{\text{LIN}}$ and GND	- 0.3	15	V
V _{SD}	SD voltage	- 0.3	15	V
dV _{OUT} /dt	Allowed output slew rate		50	V/ns

Table 5. Total system

Symbol	Symbol Parameter		Unit
V _{ISO}	Isolation withstand voltage applied between each pin and heatsink plate (AC voltage, t = 60 sec.)		V
T _C	Module case operation temperature	ration temperature -40 to 125	
		-40 to 150	°C

Electrical ratings STGIPS10K60T

2.2 Thermal data

Table 6. Thermal data

Symbol	Parameter	Value	Unit
D	Thermal resistance junction-case single IGBT max.	3.8	°C/W
'`thJC	Thermal resistance junction-case single diode max.	5.5	°C/W

3 Electrical characteristics

 $T_J = 25$ °C unless otherwise specified.

Table 7. Inverter part

Cumbal	Parameter	Test conditions		Value		Unit
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Offic
V	Collector-emitter	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 5 \text{ V},$ $I_C = 5 \text{ A}$	-	2.1	2.5	V
V _{CE(sat)}	saturation voltage	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 5 \text{ V},$ $I_C = 5 \text{ A}, T_j = 125 ^{\circ}\text{C}$	-	1.8		V
I _{CES}	Collector-cut off current (V _{IN} ⁽¹⁾ = 0 "logic state")	$V_{CE} = 550 \text{ V}$ $V_{CC} = V_{boot} = 15 \text{ V}$	-		150	μΑ
V _F	Diode forward voltage	(V _{IN} ^(1) = 0 "logic state") , I _C = 5 A	-		1.9	V
Inductive	load switching time and e	energy				
t _{on}	Turn-on time		-	320	-	
t _{c(on)}	Crossover time (on)		-	70	-	
t _{off}	Turn-off time	$V_{DD} = 300 \text{ V},$	-	430	-	ns
t _{c(off)}	Crossover time (off)	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 0 \div 5 \text{ V},$	-	135	-	
t _{rr}	Reverse recovery time	$I_C = 5 \text{ A (see Figure 4)}$	-	130	-	
E _{on}	Turn-on switching losses		-	65	-	1
E _{off}	Turn-off switching losses		-	75	-	μJ

^{1.} Applied between HIN_i, $\overline{\text{LIN}}_{i}$ and GND for i = U, V, W (LIN inputs are active-low).

Note:

 t_{ON} and t_{OFF} include the propagation delay time of the internal drive. $t_{C(ON)}$ and $t_{C(OFF)}$ are the switching time of IGBT itself under the internally given gate driving condition.

Electrical characteristics STGIPS10K60T




Figure 3. Switching time test circuit






Figure 4 "Switching time definition" refers to HIN inputs (active high). For LIN inputs (active Note: low), V_{IN} polarity must be inverted for turn-on and turn-off.

3.1 Control part

Table 8. Low voltage power supply ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{cc_hys}	V _{cc} UV hysteresis		1.2	1.5	1.8	V
V _{cc_thON}	V _{cc} UV turn ON threshold		11.5	12	12.5	V
V _{cc_thOFF}	V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$\frac{V_{CC} = 10 \text{ V}}{\overline{SD} = 5 \text{ V}; \overline{LIN} = 5 \text{ V};}$ $H_{IN} = 0$			450	μA
I _{qcc}	Quiescent current	$V_{CC} = 15 \text{ V}$ $\overline{SD} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}$ $H_{IN} = 0$			3.5	mA

Table 9. Bootstrapped voltage ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V _{BS_thON}	V _{BS} UV turn ON threshold		11.1	11.5	12.1	V
V _{BS_thOFF}	V _{BS} UV turn OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	$V_{BS} < 9 \text{ V}$ $\overline{SD} = 5 \text{ V}; \overline{\text{LIN}} \text{ and}$ HIN = 5 V		70	110	μΑ
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}$ $\overline{SD} = 5 \text{ V}$; $\overline{\text{LIN}}$ and $\overline{\text{HIN}} = 5 \text{ V}$		200	300	μΑ
R _{DS(on)}	Bootstrap driver on resistance	LVG ON		120		W

Table 10. Logic inputs ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{il}	Low logic level voltage		0.8		1.1	V
V _{ih}	High logic level voltage		1.9		2.25	V
I _{HINh}	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINI}	LIN logic "1" input bias current	LIN = 0 V	3	6	20	μΑ
I _{LINh}	LIN logic "0" input bias current	<u>LIN</u> = 15 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	SD = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	SD = 0 V			3	μΑ
Dt	Dead time	see Figure 9		600		ns

Electrical characteristics STGIPS10K60T


Table 11. Shut down characteristics ($V_{CC} = 15 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{sd}	Shut down to high / low side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200	ns

Table 12. Truth table

Condition	Logic input (V _I)			Output		
Condition	SD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	Х	х	L	L	
Interlocking half-bridge tri-state	Н	L	Н	L	L	
0 "logic state" half-bridge tri-state	Н	Н	L	L	L	
1 "logic state" low side direct driving	Н	L	L	Н	L	
1 "logic state" high side direct driving	Н	Н	Н	L	Н	

Note: X: don't care



1. Simulated curves refer to typical IGBT parameters and maximum $\ensuremath{R_{thJC}}$

3.1.1 NTC thermistor

Table 13. NTC thermistor

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit.
R ₂₅	Resistance	T = 25 °C		4.7		kΩ
R ₁₂₅	Resistance	T = 125 °C		160		Ω
В	B-constant	T = 25 °C to 85 °C		3950		K
Т	Operating temperature		-40		150	°C

Equation 1: resistance variation vs. temperature

$$R(T) = R_{25} \cdot e^{B\left(\frac{1}{T} - \frac{1}{298}\right)}$$

Where T are temperatures in Kelvins

Figure 7. NTC resistance vs. temperature





Figure 8. NTC resistance vs. temperature (zoom)



Electrical characteristics STGIPS10K60T

3.2 Waveforms definitions




Figure 9. Dead time and interlocking waveforms definitions

4 Applications information




Figure 10. Typical application circuit

4.1 Recommendations

- Input signal HIN is active high logic. A 85 k Ω (typ.) pull down resistor is built-in for each high side input. If an external RC filter is used, for noise immunity, pay attention to the variation of the input signal level.
- Input signal /LIN is active low logic. A 720 kΩ (typ.) pull-up resistor, connected to an internal 5 V regulator through a diode, is built-in for each low side input.
- To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- By integrating an application specific type HVIC inside the module, direct coupling to MCU terminals without any opto-coupler is possible.
- Each capacitor should be located as nearby the pins of IPM as possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- Electrolytic bus capacitors should be mounted as close to the module bus terminals as possible. Additional high frequency ceramic capacitor mounted close to the module pins will further improve performance.
- The SD signal should be pulled up to 5 V / 3.3 V with an external resistor.

Table 14. Recommended operating conditions

Symbol	Parameter	Conditions		Unit		
	Farameter	Conditions	Min.	Тур.	Max.	Onit
V_{PN}	Supply voltage	Applied between P-Nu, Nv, Nw		300	400	V
V _{CC}	Control supply voltage	Applied between V _{CC} -GND	13.5	15	18	V
V _{BS}	High side bias voltage	Applied between V_{BOOTi} -OUT _i for $i = U, V, W$	13		18	V
t _{dead}	Blanking time to prevent arm-short	For each input signal	1			μs
f _{PWM}	Pwm input signal	-40°C < T _c < 100°C -40°C < T _j < 125°C			20	kHz
T _C	Case operation temperature				100	°C

For further details, refer to AN3338.

5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Please refer to dedicated technical note TN0107 for mounting instructions.

5.1 SDIP-25L package information




Figure 11. SDIP-25L package outline

Package information STGIPS10K60T

Table 15. SDIP-25L mechanical data

Dim.	mm					
	Min.	Тур.	Max.			
А	43.90	44.40	44.90			
A1	1.15	1.35	1.55			
A2	1.40	1.60	1.80			
А3	38.90	39.40	39.90			
В	21.50	22.00	22.50			
B1	11.25	11.85	12.45			
B2	24.83	25.23	25.63			
С	5.00	5.40	6.00			
C1	6.50	7.00	7.50			
C2	11.20	11.70	12.20			
C3	2.90	3.00	3.10			
е	2.15	2.35	2.55			
e1	3.40	3.60	3.80			
e2	4.50	4.70	4.90			
e3	6.30	6.50	6.70			
D		33.30				
D1		5.55				
E		11.20				
E1		1.40				
F	0.85	1.00	1.15			
F1	0.35	0.50	0.65			
R	1.55	1.75	1.95			
Т	0.45	0.55	0.65			
V	0°		6°			

5.2 Packing information

STGIPS10K60T




Figure 12. SDIP-25L packing information

Revision history STGIPS10K60T

6 Revision history

Table 16. Document revision history

Date	Revision	Changes
07-Mar-2011	1	Initial release.
14-Sep-2011	2	Modified Section 3.1.1 on page 11.
28-Aug-2012	3	Modified: Min. and Max. value <i>Table 4 on page 5</i> . Updated: <i>Table 15 on page 15</i> , <i>Figure 11 on page 15</i> and <i>Figure 12 on page 17</i> . Added: <i>Figure 13 on page 18</i> .
30-Apr-2013	4	Modified: - description pin 15 Table 2 on page 4, V _{SD} parameter Table 4 on page 5. - Figure 3 on page 8 and Figure 7 on page 11. Added: - Figure 8 on page 11.
14-Apr-2015	5	Text edits and formatting changes throughout document Updated Figure 2: Pin layout (bottom view) Updated Section 5: Package information

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

