

Comp Arch HW #2

4.2.1: The Existing blocks that can be used are:

- ① This instruction, uses instruction memory, both existing read ports of registers, the ALU (to be able to compare Rs and Rt) and the write port of Registers.
- ② This instruction, also uses instruction memory, both registers read ports, ALU to add Rd and Rs together, uses data memory and uses the write ports in Registers.

4.2.2: The new functional blocks needed are:

- ① This instruction needs the 0 output of the ALU to be zero extended in order for it to compute the value for Rd. Afterwards we need to put this as another input to the MUX that selects which value should be written into the Register.
- ② The instruction doesn't need any, The instruction can simply be implemented using the existing blocks.

4.2.3: The new control signals are:

- ① Here you need a new control signal for the MUX that picks between values that can be written into Registers.
- ② Here you don't need any ^{new} control signal. This instruction can be implemented without it, it only requiring changes in the control logic.

4.1.1: The value of the signals

	RegWrite	MemRead	ALUMux	memWrite	ALUop	Reg Mux	Branch
①	1	0	0 (Reg)	0	AND	1 (ALU)	0
②	0	0	1 (Imm)	1	ADD	x	0

ALUMux ~~gate~~ - the control signal that controls MUX at the ALU input, 0 (Reg) chooses the output of the register file and 1 (Imm) selects the immediate from the instruction word as the second input to the ALU.

Reg Mux - the control signal that controls the MUX at the data input to the register, 0 (ALU) selects the output of the ALU, and 1 (Mem) selects the output of memory.

A value of x is a 'don't care' (does not matter if signal is 0 or 1)

4.1.2: Resources Performing a useful function for this instruction:

- (a) All of them except Data Memory and Branch Add unit.
- (b) All of them except branch Add unit and write port of the Register.

4.1.3: outputs that aren't used

No outputs

(a) branch Add

Data Memory

(b) branch add, write port of Register

None (all units produce outputs)