

### HW #3

① ② we will change processor B processor of 4 entrances. we will correct the entrance 2 & the <sup>PC</sup> to the output Read Data to the single register we will correct the control line  $jr$ , so the  $jr$  can decide which entrance goes into the PC.

③ The values of the control lines for the new instructions will be:

RegDst = x

Branch = x

MemtoReg = x

AluOp = x

MemRead = 0

AluSrc = x

RegWrite = 0

MemtoRead = x

$jr = 1$

④ If we added a new control line, the value for all the other instructions will be  $jr = 0$

② ① There is no need for any physical changes to be made

③ The values of the control lines for the new instructions will be:

RegDst = 0

Jump = 0

Branch = 0

MemRead = 1

MemtoReg = 1

AluOp = 00

MemWrite = 0

AluSrc = 0

RegWrite = 0

④ no need to add a control line

① step 1: fetch

step 2: Decode

step 3: the control line  $AluSrc = 0$  causes that the Mux will pick

inside the ALU and will transfer it to the other entrance of the ALU.  
According to the control chart  $ALUOp = 00$ , therefore  $ALUVal1$  will be 010.  
Add will be a connection between 2 registers.

Step 4: the control line  $memRead$  is equal to 1, so data memory will perform operations with data it receives.

Step 5: the control line  $memtoReg$  is equal to 1, so the Mux will change the path indicated with the data memory (step 4). The data will be transmitted to the register.  $RegDst = 1$ , so the mux will change the register  $Rd$  and will transmit it to the control line  $writeRegister(RegWrite = 1)$ . The data in  $writeData$  will hence be written in the  $writeRegister$ .

③ The value on the control lines for the new instruction will be:

$RegDst = 0$

$branch = 0$

$MemtoReg = 0$

$ALUOp = 0$

$MemWrite = 0$

$ALUSrc = 1$

$RegWrite = 1$

$memRead = 0$

④ a) we need the Mux-A to have 4 entries, and one of them will have a path to the register 31-rq. We also need to add a new control line,  $MemtoReg1$ .

b) The values on the control lines for the new instruction will be:

$RegDst = 0$

$RegDst1 = 1$

$jump = 1$

$branch = 0$

$MemtoReg = 0$

$ALUOp = xx$

$MemWrite = 0$

$ALUSrc = x$

$RegWrite = 1$

$MemtoReg1 = 1$

$MemRead = 0$



- ② The value for new instruction will be 0 for jump, MemToReg1 = regDst1.
- ⑤ ④ It would be similar to the question 4, because we need to calculate the address that will be returned to -ra. Therefore, we will put 4 entries to Mux-D, and in one of the entries there would be PC+4, with a path to an add. We add a new control line that will be the MSB of MemToReg1 = 1. The Mux-h will have 4 entries, with one of them being the new control line regDst1 = 1. One of the entries will be the register 31-ra.

⑥ The values on the control lines for the new instruction will be:

regDst = 0

regDst1 = 1

branch = 1

MemToReg = 0

MemToReg1 = 1

ALUop = 01

MemWrite = 0

ALUSrc = 0

regWrite = 0

MemRead = 0

⑥ ③ For example, beq (I type instruction) will not function, because the 0 will always be a 1 due to the flaw. Therefore, the 2 registers will not be able to correctly compare the data and the command will fail.

⑦ Instructions such as add (I type) and jal (R type) would not be adversely affected by this flaw.

⑧ Without the flaw: \$1 = 1, \$2 = 2, \$3 = 108

With the flaw: \$1 = 1, \$2 = 2, \$3 = 108