§1 GATES-STUCK INTRO 1

1. Intro. This program inputs a gate graph and finds a set of test vectors that will detect most of the "single stuck-at faults" for those gates. It outputs the names of the faults that it wasn't able to cover.

The first command-line parameter is the name of the graph, in standard Stanford GraphBase format as defined in GB_GATES. The second parameter is a seed for the random number generator. An optional third parameter is the probability that an input bit is set to 1. (It's a floating point number between 0 and 1. It's 0.5 by default.) An optional fourth parameter is the name of an output file for the test patterns. An optional fifth parameter is the name of an output file for the lists of previously undetected faults that are detected by each pattern.

If the graph has n vertices (gates), there are 2n stuck-at faults. The two faults for a gate named gg are called 0gg and 1gg, representing the hypothesis that a faulty gg always produces the value 0 or 1, respectively, irrespective of its inputs.

(Important note: I wrote the above before realizing that I should really apply these methods to "wires," not "gates." One should use this program with a graph output by GATES-TO-WIRES.)

The method is simply to try random inputs and to see what new faults they detect, until finding no more. A given sequence of inputs is tested by computing its behavior with respect to all not-yet-covered faults, using bitwise operations to handle 64 cases at once.

If the given seed value is k times 1000, or more, we will continue we've done at least k + 1 consecutive passes over the circuit without finding a new pattern.

```
#include "gb_graph.h"
#include "gb_gates.h"
#include "gb_flip.h"
#include "gb_save.h"
  unsigned long long **bits;
  Vertex **faults;
  int seed:
  double bias;
  unsigned long long thresh = 2147483648 \gg 1;
  FILE *pat_file, *fault_file;
  main(\mathbf{int} \ argc, \mathbf{char} *argv[])
     register int i, j, k, n, r, s;
     register unsigned long long udefault, vdefault;
     register Vertex *u, *v;
     register Arc *a;
     register Graph *g;
     \mathbf{int}\ \mathit{faults\_left},\ \mathit{faults\_found},\ \mathit{tolerance};
     (Process the command line 2);
     n = g \neg n;
     ⟨ Allocate the auxiliary arrays 3⟩;
     (Prepend all latches to the list of outputs 5);
     \langle Initialize the list of faults remaining 6\rangle;
     fprintf(stderr, "(considering_\%d_possible_\single-stuck-at_\faults)\n", faults_left);
     tolerance = seed/1000;
     while (faults_left) {
       faults\_found = 0;
       \langle \text{Pass over the circuit with random inputs 7} \rangle;
       faults\_left -= faults\_found;
       fprintf(stderr, "(found_{\sqcup}%d;_{\sqcup}%d_{\sqcup}left)\n", faults\_found, faults\_left);
       if (faults_found) {
          tolerance = seed/1000;
          if (pat_file) \( \text{Output the current test pattern 17} \);
```

2 INTRO GATES-STUCK §1

```
} else if (--tolerance < 0) break;
      \langle Print out the remaining faults 16 \rangle;
  }
2. \langle \text{Process the command line } 2 \rangle \equiv
  if (argc < 3 \lor argc > 6 \lor sscanf(argv[2], "%d", \&seed) \neq 1) {
      fprintf(stderr, "Usage: \_%s\_gates.gb\_seed\_[bias] \_[patternfile] \_[faultfile] \n", argv[0]);
      exit(-1);
  g = restore\_graph(argv[1]);
  if (\neg g) {
     fprintf(stderr, "I_{\sqcup}can't_{\sqcup}restore_{\sqcup}the_{\sqcup}graph_{\sqcup}'%s'! \n", argv[1]);
     exit(-2);
  if (argc > 3) {
     if (sscanf(argv[3], "%lf", \&bias) \neq 1 \lor bias \leq 0.0 \lor bias \geq 1.0) {
        fprintf(stderr, "The_{\sqcup}bias_{\sqcup}should_{\sqcup}be_{\sqcup}strictly_{\sqcup}between_{\sqcup}0.0_{\sqcup}and_{\sqcup}1.0_{\sqcup}(default_{\sqcup}0.5)!\n");
         exit(-8);
                                                  /* 2^{31} */
      thresh = bias * 2147483648.0;
     if (argc > 4) {
         pat\_file = fopen(argv[4], "w");
        if (\neg pat\_file) {
           fprintf(stderr, "I_{\sqcup}can't_{\sqcup}open_{\sqcup}the_{\sqcup}pattern_{\sqcup}file_{\sqcup}'%s'_{\sqcup}for_{\sqcup}writing!\n", argv[4]);
            exit(-3);
        if (argc > 5) {
           fault\_file = fopen(argv[5], "w");
           if (\neg fault\_file) {
              fprintf(stderr, "I_{\sqcup}can't_{\sqcup}open_{\sqcup}the_{\sqcup}fault_{\sqcup}file_{\sqcup}'%s'_{\sqcup}for_{\sqcup}writing!\n", argv[5]);
              exit(-4);
           }
        }
     }
  gb\_init\_rand(seed);
This code is used in section 1.
```

 $\S 3$ Gates-stuck intro 3

```
3. \langle Allocate the auxiliary arrays 3\rangle \equiv
  bits = (unsigned long long **) malloc((n+1) * sizeof(unsigned long long *));
  if (\neg bits) {
     fprintf(stderr, "I_{\square}can't_{\square}allocate_{\square}the_{\square}bits_{\square}array! \n");
     exit(-5);
  k = 1 + (n \gg 5);
                          /* this many octabytes needed for the first round of simulation */
  if (sizeof (unsigned long long) \neq 8) {
     fprintf(stderr, "Sorry, _ | I_ | wrote_ this_ | code_ | assuming_ | 64-bit_ | words! \n");
     exit(-6);
  for (j = 0; j < n; j ++) {
     bits[j] = (unsigned long long *) malloc(k * sizeof(unsigned long long));
     if (\neg bits[j]) {
       fprintf(stderr, "I_{\square}can't_{\square}allocate_{\square}the_{\square}array_{\square}bits[%d]! \n", j);
       exit(-7);
  }
See also section 4.
This code is used in section 1.
4. The kth fault that is still untested is identified in faults[k].
  Some C hacking is used to represent stuck-at faults as pointers to vertices: If v points to a gate, we add 1
to the numerical value of v to indicate "v stuck at 1."
#define stuck_at_one(v) (Vertex *)((unsigned long long)(v) + 1)
#define how\_stuck(v) (int)((unsigned long long)(v) & 1)
#define clean(v) ((Vertex *)((unsigned long long)(v) & -2))
\langle Allocate the auxiliary arrays 3\rangle + \equiv
  faults = (\mathbf{Vertex} **) \ malloc((n+n+1) * \mathbf{sizeof}(\mathbf{Vertex} *));
```

5. If g contains latches, they must follow the inputs and precede all other gates. I'll want to treat the source of each latch as an output, in a "combinational" circuit that computes a function of inputs and latches. In this program the val field of vertex v is nonzero if and only if v is an output.

```
 \langle \text{ Prepend all latches to the list of outputs 5} \rangle \equiv \\ \text{ for } (v = g \neg vertices; \ v < g \neg vertices + n \land v \neg typ \equiv `I`; \ v + +) \ v \neg val = 0; \\ \text{ for } (; \ v < g \neg vertices + n \land v \neg typ \equiv `L`; \ v + +) \ \{ \\ v \neg val = 0; \\ a = gb \_virgin\_arc(); \\ a \neg next = g \neg outs; \\ a \neg tip = v \neg alt; \\ g \neg outs = a; \\ \} \\ \text{ for } (; \ v < g \neg vertices + n; \ v + +) \ v \neg val = 0; \\ \text{ for } (k = 0, a = g \neg outs; \ a; \ a = a \neg next) \ a \neg tip \neg val = + +k; \\ \text{This code is used in section 1.}
```

 $fprintf(stderr, "I_{\sqcup}can't_{\sqcup}allocate_{\sqcup}the_{\sqcup}faults_{\sqcup}array! \n");$

if $(\neg faults)$ {

}

4 INTRO GATES-STUCK §6

6. A fault at gate v is unresolved if and only if $v \neg stuck0$ or $v \neg stuck1$ is nonzero.

```
#define stuck0 u.I /* utility field u of a vertex */
#define stuck1 v.I /* utility field v of a vertex */

\langle Initialize the list of faults remaining 6 \rangle \equiv faults\_left = 0;
for (v = g \neg vertices; \ v < g \neg vertices + n; \ v++) \ v \neg stuck0 = v \neg stuck1 = 1, faults\_left += 2;
This code is used in section 1.
```

This code is used in section 8.

7. Passing over the circuit. The heart of this computation is a loop in which we pass over the gates one by one, evaluating them with respect to each of the pending fault scenarios. Variable s is the current number of faults under consideration.

We pack 64 scenarios per octabyte in the *bits* table of each vertex; fault k is bit k & #3f from the right in $bits[j][k \gg 6]$, when v = g -vertices + j.

"Fault 0" is the normal case where everything is operating correctly. This default value for a gate, which appears in the least significant bit of bits[j][0], is assumed to apply in all scenarios > s. (Hey, "default" means "no faults," get it?)

During this processing we set vdefault to 0 or -1, according as the default value for v is 0 or 1.

```
The value of s at vertex v is stored in v \neg size.
\#define size w.I
                              /* utility field w of a vertex */
\langle \text{ Pass over the circuit with random inputs } 7 \rangle \equiv
  for (s = j = 0; j < n; j ++) {
     v = g \neg vertices + j;
     \langle \text{ Compute } vdefault \text{ and } bits[j] \ 8 \rangle;
     if (v→stuck0) {
        s++;
        faults[s] = v;
        if ((s \& #3f) \equiv 0) bits[j][s \gg 6] = vdefault;
        bits[j][s \gg 6] \&= \sim (1_{\text{ULL}} \ll (s \& \#3f));
     if (v→stuck1) {
        s++;
        faults[s] = stuck\_at\_one(v);
        if ((s \& #3f) \equiv 0) bits[j][s \gg 6] = vdefault;
        bits[j][s \gg 6] \mid = 1_{\text{ULL}} \ll (s \& \text{#3f});
     v \rightarrow size = s;
     if (v \rightarrow val) \( See if we've covered any faults 15 \);
This code is used in section 1.
8. \langle \text{Compute } vdefault \text{ and } bits[j] \ 8 \rangle \equiv
  switch (v \rightarrow typ) {
  case 'I': case 'L': (Assign a random input 9); break;
  case '&': (Process an AND gate 12); break;
  case '|': \langle Process \text{ an OR gate } 13 \rangle; break;
  case '^': (Process an XOR gate 14); break;
  case '~': (Process an inverter 10); break;
  case 'F': (Process a clone gate 11); break;
  default:
     fprintf(stderr, "Vertex_{l}\%s_{l}(\%d)_{l}has_{l}unknown_{l}gate_{l}type_{l}`%c'!\n", v-name, j, (char) v-typ);
     exit(-10);
This code is used in section 7.
9. \langle \text{Assign a random input } 9 \rangle \equiv
  vdefault = -(gb\_next\_rand() < thresh);
  for (k = 0; k \le s \gg 6; k++) bits[j][k] = vdefault;
```

11. A "clone gate" is really a wire that's a fanout branch. It should copy the value of its lone parameter (which is a fanout stem).

```
 \begin{array}{l} \langle \operatorname{Process} \ \operatorname{a} \ \operatorname{clone} \ \operatorname{gate} \ 11 \rangle \equiv \\ & \quad \operatorname{if} \ (\neg v \neg arcs \lor v \neg arcs \neg next) \ \{ \\ & \quad fprintf (stderr, "\operatorname{Fanout} \sqcup \operatorname{branch} \sqcup \% \operatorname{su}(\% \operatorname{d}) \sqcup \operatorname{should} \sqcup \operatorname{have} \sqcup \operatorname{exactly} \sqcup \operatorname{one} \sqcup \operatorname{operand!} \backslash \operatorname{n"}, v \neg name, j); \\ & \quad exit (-11); \\ \} \\ & \quad u = v \neg arcs \neg tip; \\ & \quad i = u - g \neg vertices; \\ & \quad ude fault = -(bits[i][0] \& 1), r = u \neg size; \\ & \quad vde fault = ude fault; \\ & \quad \operatorname{for} \ (k = 0; \ k \leq r \gg 6; \ k++) \ bits[j][k] = bits[i][k]; \\ & \quad \operatorname{for} \ (; \ k \leq s \gg 6; \ k++) \ bits[j][k] = vde fault; \\ \end{array}
```

This code is used in section 8.

12. I think some interesting optimization is possible here (and elsewhere in this program), but I'm eschewing it today.

```
 \begin{array}{l} \langle \, {\rm Process \ an \ AND \ gate \ 12} \, \rangle \equiv \\ vdefault = -1; \\ {\bf for \ } (k=0; \ k \leq s \gg 6; \ k++) \ bits[j][k] = vdefault; \\ {\bf for \ } (a=v \neg arcs; \ a; \ a=a \neg next) \ \{ \\ u=a \neg tip, i=u-g \neg vertices; \\ udefault = -(bits[i][0] \& 1), r=u \neg size; \\ {\bf for \ } (k=0; \ k \leq r \gg 6; \ k++) \ bits[j][k] \& = bits[i][k]; \\ {\bf if \ } (udefault \equiv 0) \ \{ \\ vdefault = 0; \\ {\bf for \ } (\ ; \ k \leq s \gg 6; \ k++) \ bits[j][k] = 0; \\ \} \\ \} \end{array}
```

This code is used in section 8.

```
13. \langle Process an OR gate 13 \rangle \equiv
   vdefault = 0;
   \textbf{for}\ (k=0;\ k\leq s\gg 6;\ k+\!\!+\!\!)\ \ bits[j][k]=vdefault;
   for (a = v \rightarrow arcs; a; a = a \rightarrow next) {
      u = a \rightarrow tip, i = u - g \rightarrow vertices;
      udefault = -(bits[i][0] \& 1), r = u \rightarrow size;
      for (k = 0; k \le r \gg 6; k++) bits [j][k] = bits[i][k];
      if (udefault) {
         vdefault = -1;
         for (; k \le s \gg 6; k++) bits[j][k] = -1;
   }
This code is used in section 8.
14. \langle Process an XOR gate 14 \rangle \equiv
   vdefault = 0;
   for (k = 0; k \le s \gg 6; k++) bits[j][k] = vdefault;
   \textbf{for} \ (a=v \neg arcs; \ a; \ a=a \neg next) \ \{
      u = a \neg tip, i = u - g \neg vertices;
      udefault = -(bits[i][0] \& 1), r = u \neg size;
      for (k = 0; k \le r \gg 6; k++) bits[j][k] \oplus = bits[i][k];
      \mathbf{if} \ (\mathit{udefault}) \ \{
         vdefault \oplus = udefault;
         for ( ; k \le s \gg 6; k ++) bits[j][k] \oplus = -1;
```

This code is used in section 8.

8

15. When we reach an output gate, any scenarios that don't agree with *vdefault* are now covered by the current random inputs.

```
\langle See if we've covered any faults 15\rangle \equiv
      for (k = 0; k \le s \gg 6; k++)
         if (bits[j][k] \oplus vdefault) {
            udefault = bits[j][k] \oplus vdefault;
            for (i = 0; i < 64; i++)
               if (udefault \& (1_{ULL} \ll i)) {
                   u = faults[(k \ll 6) + i];
                   \mathbf{if}\ (how\_stuck(u))\ \{
                      u = clean(u);
                      if (u→stuck1) {
                         \textit{faults\_found} +\!\!\!+\!\! , u\!\!\rightarrow\!\! \textit{stuck1} = 0;
                         if (fault_file) fprintf (fault_file, "⊔1%s", u→name);
                   \} \ \mathbf{else} \ \{
                      if (u \rightarrow stuck\theta) {
                         faults\_found +++, u \neg stuck\theta = 0;
                         if (fault\_file) fprintf(fault\_file, "\_0%s", u \rightarrow name);
                   }
               }
         }
   }
```

This code is used in section 7.

 $\S16$ Gates-stuck output 9

16. Output. Now that the algorithm is fully implemented, we need only write the code that communicates its results.

17. Each test pattern is a string of input bits (0 or 1), followed by ->, followed by a string of correct output bits, followed by a newline character.

```
Output the current test pattern 17 \rangle \equiv {
    for (j = 0; j < n; j + +) {
        v = g \neg vertices + j;
        if (v \neg typ \equiv 'I' \lor v \neg typ \equiv 'L') fprintf (pat\_file, "\%c", (char)('0' + (bits[j][0] \& 1))); }
    fprintf (pat\_file, "->");
    for (a = g \neg outs; a; a = a \neg next) {
        v = a \neg tip;
        fprintf (pat\_file, "\%c", (char)('0' + (bits[v - g \neg vertices][0] \& 1))); }
    fprintf (pat\_file, "\n"); if (fault\_file) fprintf (fault\_file, "\n"); }
```

This code is used in section 1.

18. Index.

 $a: \underline{1}.$ alt: 5. **Arc**: 1. arcs: 10, 11, 12, 13, 14. $argc\colon \ \underline{1},\ 2.$ $argv\colon \ \underline{1},\ 2,\ 16.$ bias: $\underline{1}$, 2. $bits \colon \ \ \underline{1},\ 3,\ 7,\ 9,\ 10,\ 11,\ 12,\ 13,\ 14,\ 15,\ 17.$ clean: $\underline{4}$, 15, 16. $exit{:}\quad 2,\ 3,\ 4,\ 8,\ 10,\ 11.$ $fault_file: \underline{1}, 2, 15, 16, 17.$ faults: 1, 4, 7, 15, 16. faults_found: 1, 15. $faults_left$: $\underline{1}$, 6, 16. fopen: 2.fprintf: 1, 2, 3, 4, 8, 10, 11, 15, 16, 17. $g: \underline{1}$. gb_init_rand : 2. gb_next_rand : 9. gb_virgin_arc : 5. Graph: 1. $how_stuck: \underline{4}, 15, 16.$ $i: \underline{1}.$ j: $\underline{1}$. k: $\underline{1}$. $main: \underline{1}.$ malloc: 3, 4. $n: \underline{1}.$ name: 8, 10, 11, 15, 16. $next{:}\quad 5,\ 10,\ 11,\ 12,\ 13,\ 14,\ 17.$ outs: 5, 17. $pat_file: 1, 2, 16, 17.$ print f: 16.r: $\underline{1}$. $restore_graph$: 2. $s: \underline{1}.$ $seed\colon \ \underline{1},\ 2.$ size: $\overline{7}$, 10, 11, 12, 13, 14. sscanf: 2.stderr: 1, 2, 3, 4, 8, 10, 11, 16. $stuck_at_one$: 4, 7. $stuck\theta$: $\underline{6}$, 7, 15. stuck1: 6, 7, 15. thresh: $\underline{1}$, 2, 9. tip: 5, 10, 11, 12, 13, 14, 17. $tolerance : \quad \underline{1}.$ typ: 5, 8, 17.u: $\underline{1}$. $ude fault \colon \ \ \underline{1}, \ 10, \ 11, \ 12, \ 13, \ 14, \ 15.$ v: $\underline{1}$. val: 5, 7.

vdefault: <u>1</u>, 7, 9, 10, 11, 12, 13, 14, 15. Vertex: 1, 4. vertices: 5, 6, 7, 10, 11, 12, 13, 14, 17.

```
 \left\langle \text{Allocate the auxiliary arrays 3, 4} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{Assign a random input 9} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Compute $vdefault$ and $bits[j] 8} \right\rangle \quad \text{Used in section 7.} \\ \left\langle \text{Initialize the list of faults remaining 6} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{Output the current test pattern 17} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{Pass over the circuit with random inputs 7} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{Prepend all latches to the list of outputs 5} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{Print out the remaining faults 16} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Process a clone gate 11} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Process an AND gate 12} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Process an XOR gate 14} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Process an inverter 10} \right\rangle \quad \text{Used in section 8.} \\ \left\langle \text{Process the command line 2} \right\rangle \quad \text{Used in section 1.} \\ \left\langle \text{See if we've covered any faults 15} \right\rangle \quad \text{Used in section 7.}
```

GATES-STUCK

	Section	Page
Intro	1	1
Passing over the circuit	7	5
Output	16	9
In down	10	10