§1 1 **GATES-TO-WIRES** INTRO

May 19, 2018 at 02:30

This program reads in a gate graph (in the standard Stanford GraphBase format as defined in GB_GATES) and converts it a similar graph in which every vertex corresponds to a "wire" in a physical network for the original circuit. Informally, the wires correspond to the parts of a circuit that can be "stuck" or not. The main difference is that each wire is the input to at most one subsequent gate, except for "fanout branch" wires; the latter are inputs to exactly two subsequent vertices called "clones."

A clone vertex v has v-typ = 'F'. (F stands for fanout; the letter C was already taken, to stand for a constant gate.) It has one outgoing arc, which points to its parent. The two clones with the same parent are consecutive. All clones descended from a normal gate appear immediately following that gate. (Thus the ninputs to the circuit, which formerly were the first n gates, are now interspersed with their clones.)

Every wire has a "top" and a "bottom." The top is either external (namely one of the n inputs), or the output of a previous ordinary gate, or the implicit junction for two clones. The bottom is either external (namely one of the m outputs), or an input to a subsequent ordinary gate, or an input to an implicit junction.

Thus the number of vertices is n, plus the number A of ordinary gates, plus 2B for the clones, where Bis the number of implicit junctions. This counts the wires by the number of tops of wires.

We can also count them by the number of bottoms. Then we conclude that the number of vertices is m, plus 2A for the inputs to ordinary gates (if we assume that they all have exactly two inputs), plus B. Equating these two counts gives m + A = n + B, although the relationship will be different if ordinary gates aren't all binary. (The general formula is $m + \Sigma A - A = n + B$, where ΣA is the sum of in-degrees of all ordinary gates. Notice that A + n = g - n and $\Sigma A = g - m$ in terms of the input graph; hence we're adding 2B = 2(m + g - m - g - n) clone vertices to that graph.)

No two outputs can share the same wire, nor can a wire be associated with more than one input port to a gate or a junction.

This program also converts a sequential circuit to a combinational circuit, by changing all latches (v - typ) = typ'L') to inputs $(v \rightarrow typ = 'I')$, $\land adding them to the list of outputs. Names of the input <math>\land output$ files must be given on the comma line include "gb_a raph.h" include "gb_a ates.h" include "gb_s ave.h" FILE * infile, *out_file; charbuf [1000]; main(intarge, charbuf) = 1000 | main(intarge, charbuf) | main(intarge, charbuf argv[] registerinti, j, k, n, r, s; registerV ertex *u, *v, *w; registerArc *a, *b, *aa; registerGraph *g, *gq;

```
\langle \text{Process the command line } 2 \rangle + \equiv
   (Compute out-degrees and prepend all latches to the list of outputs 3);
   \langle \text{ Create the new graph}, gg 4 \rangle;
  strcpy(gg \rightarrow util\_types, g \rightarrow util\_types);
  s = save\_graph(gg, argv[2]);
  if (s) fprintf(stderr, "Output_written_to_\%s_(anomalies_\%x!)\n", arqv[2], s);
  else fprintf(stderr, "Output_written_to_%\n", argv[2]);
2. \langle \text{Process the command line } 2 \rangle \equiv
  if (argc \neq 3) {
     fprintf(stderr, "Usage: \_\%s\_gates-in.gb\_wires-out.gb\n", argv[0]);
     exit(-1);
  }
  g = restore\_graph(argv[1]);
     fprintf(stderr, "I_{\sqcup}can't_{\sqcup}restore_{\sqcup}the_{\sqcup}graph_{\sqcup}'%s'! \n", argv[1]);
     exit(-2);
```

This code is used in section 1.

§3

#define $deg \ u.I$

```
\langle Compute out-degrees and prepend all latches to the list of outputs 3\rangle \equiv
   for (k = 0, v = g \rightarrow vertices; v < g \rightarrow vertices + g \rightarrow n; v ++) {
       v \rightarrow deg = 0;
       if (v \rightarrow typ \equiv 'L') {
          v \rightarrow typ = 'I';
          a = gb\_virgin\_arc();
          a \neg next = g \neg outs;
          a \rightarrow tip = v \rightarrow alt;
          g \neg outs = a;
       else if (v \rightarrow typ \neq 'I') {
          for (a = v \rightarrow arcs; a; a = a \rightarrow next) k++, a \rightarrow tip \rightarrow deg++;
   for (a = g \rightarrow outs; a; a = a \rightarrow next) k +++, a \rightarrow tip \rightarrow deg +++;
This code is used in section 1.
4. \langle Create the new graph, gg \ 4 \rangle \equiv
   gg = gb\_new\_graph(2 * k - g \rightarrow n);
   if (\neg gg) {
       fprintf(stderr, "I_{\sqcup}couldn't_{\sqcup}create_{\sqcup}a_{\sqcup}new_{\sqcup}graph! \n");
       exit(-99);
   }
   make\_compound\_id(gg,"",g,"|wires");
   for (u = g \rightarrow vertices, v = gg \rightarrow vertices; u < g \rightarrow vertices + g \rightarrow n; u ++) {
       v \rightarrow name = gb\_save\_string(u \rightarrow name);
       v \rightarrow typ = u \rightarrow typ;
       u \rightarrow alt = v;
       for (a = u \rightarrow arcs; a; a = a \rightarrow next) {
          w = a \rightarrow tip \rightarrow alt;
          a \rightarrow tip \rightarrow alt ++;
          gb\_new\_arc(v, w, a \rightarrow len);
       k = (u \rightarrow deg) - 1, v + +;
       for (j = 0; j < k; j ++) {
          sprintf(buf, "%s#%d", u \rightarrow name, 2 * j + 1);
          v \rightarrow name = gb\_save\_string(buf);
          v \rightarrow typ = 'F';
          gb\_new\_arc(v, u \neg alt, 0);
          sprintf(buf, "%s#%d", u \rightarrow name, 2 * j + 2);
          v \rightarrow name = gb\_save\_string(buf);
          v \rightarrow typ = 'F';
          gb\_new\_arc(v, u \rightarrow alt, 0);
          v++;
          u \rightarrow alt ++;
    \langle \text{ Create } gg \neg outs \ 5 \rangle;
This code is used in section 1.
```

/* utility field of a vertex */

 $\S 5$ Gates-to-wires intro 3

5. First we reverse (and destroy) the output list of g. Then we translate it into the corresponding vertices of gg, reversing it again in the process.

```
 \langle \text{ Create } gg \neg outs \ 5 \rangle \equiv \\ \textbf{for } (b = \Lambda, a = g \neg outs; \ a; \ a = aa) \ \{\\ aa = a \neg next; \\ a \neg next = b; \\ b = a; \\ \} \\ \textbf{for } (\ ; \ b; \ b = b \neg next) \ \{\\ a = gb \_ virgin\_arc(\ ); \\ w = b \neg tip; \\ a \neg tip = w \neg alt; \\ w \neg alt + +; \\ a \neg next = gg \neg outs; \\ gg \neg outs = a; \\ \}
```

This code is used in section 4.

6. Index.

aa: 1, 5.

 $adding \colon \ 1.$

alt: 3, 4, 5.

Arc: 1.

arcs: 3, 4.

argc: 1, 2.

argv: 1, 2.

be: 1.

buf: 1, 4.

command: 1.

 $deg: \underline{3}, 4.$

exit: 2, 4.

files: 1.

fprintf: 1, 2, 4.

 gb_new_arc : 4.

 gb_new_graph : 4.

 gb_save_string : 4. gb_virgin_arc : 3, 5.

gg: 1, 4, 5.

given: 1.

Graph: 1.

 $in_{-}file: 1.$

input: 1.

len: 4.

list: 1.

main: 1.

 $make_compound_id\colon \ \ 4.$

 $must{:}\quad 1.$

name: 4.

Names: 1.

next: 3, 4, 5.

of: 1.

on: 1.

 out_file : 1.

output: 1.

outputs: 1.

outs: 3, 5.

 $restore_graph$: 2.

 $save_graph$: 1.

sprint f: 4.

 stderr:
 1, 2, 4.

 strcpy:
 1.

the: 1.

 $them \colon \ 1.$

tip: 3, 4, 5.

to: 1.

typ: 1, 3, 4.

 $util_types$: 1.

Vertex: 1.

vertices: 3, 4.

GATES-TO-WIRES NAMES OF THE SECTIONS 5

```
 \begin{array}{lll} \langle \mbox{ Compute out-degrees and prepend all latches to the list of outputs } 3 \, \rangle & \mbox{ Used in section 1.} \\ \langle \mbox{ Create the new graph, } gg \ 4 \, \rangle & \mbox{ Used in section 1.} \\ \langle \mbox{ Create } gg \neg outs \ 5 \, \rangle & \mbox{ Used in section 4.} \\ \langle \mbox{ Process the command line } 2 \, \rangle & \mbox{ Used in section 1.} \\ \end{array}
```

GATES-TO-WIRES

	Section	Page
Intro	 1	1
Index	6	1