

```
counter.v      tb.v
1 `timescale 1ns / 1ps
2
3 module tb ();
4
5 reg clk;
6 reg reset;
7 reg signal;
8 wire ms_tick;
9 wire [3:0] count;
10
11
12 initial clk = 0;
13 initial forever #5 clk = ~clk;
14 initial signal = 0;
15
16 initial
17     begin
18         reset <= 0;
19         #1000 reset <= 1;
20         #6000 $display("made it to 6000 @ %t", $time);
21
22         #5000 $finish;
23     end
24 //this massive delay of reset, do we always have to include it?
25 always @(count)
26     $display("counter = %x at time %t", count, $time);
27
28 counter counter (
29     .clk(clk),
30     .reset(reset),
31     .counter(count));
32
33
34 initial
35     $dumpfile("verilog.dmp");
36
37 initial
38     $dumpvars;
39
40
41 endmodule
```

```

1 module counter (clk, reset, counter, ms_tick);
2 input          clk;
3 input          reset;
4 output         ms_tick;
5 output [3:0]   counter;
6
7 reg [3:0]      counter; // 17 bits for 128k counting at
  100MHz
8 wire          ms_tick = counter <= 4'b0100;
9
10
11 always @(posedge clk)
12   if (!reset)          counter <= 0 ;
13 // else if (ms_tick)   counter <= 0 ;
14   else                 counter <= counter + 1;
15
16 //////////////bonus\\\\\\\\\\\\\\\\\\\\
17 // reg                upnDown;
18 //wire                up = counter <= 4'h0;
19 //wire                down = counter <= 4'hf;
20
21 //always @(posedge clk)
22 //   if(!reset)        upnDown <= 1;
23 //   else if (up)      counter <= counter + 1;
24 //   else if (down)    counter <= counter - 1;
25 //   end
26 //end
27 endmodule

```

