```
tb.v
1 `timescale 1ns / 1ps
3 module tb ();
5 reg clk;
6 reg reset;
7 reg signal;
8 wire ms_tick;
9 wire [3:0] count;
12 initial clk = 0;
13 initial forever #5 clk = ~clk;
14 initial signal = 0;
16 initial
    begin
              reset <= 0;
19 #1000
20 #6000
              reset <= 1;
$display("made it to 6000 @ %t", $time);
  #5000
end
              $finish;
24 //this massive delay of reset, do we always have to include it?
25 always @(count)
26  $display("counter = %x at time %t", count, $time);
28 counter counter (
                         .clk(clk),
                         .reset(reset),
.counter(count));
4 initial
        $dumpfile("verilog.dmp");
7 initial
        $dumpvars;
1 endmodule
```

```
1 module counter (clk, reset, counter, ms_tick);
 2 input
                   clk:
 3 input
                   reset;
 4 output
                   ms tick;
 5 output [3:0] counter;
                   counter; // 17 bits for 128k counting at
 7 reg [3:0]
  100MHz
 8 wire
                ms tick = counter <= 4'b0100;
11 always @(posedge clk)
12 if (!reset) counter <= 0;
13 // else if (ms_tick) counter <= 0;
14 else
                              counter <= counter + 1;</pre>
                  upnDown;
18 //wire
19 //wire
                  down = counter <= 4'hf;
21 //always @(posedge clk)
22 // if(!reset) upnDown <= 1;
23 // else if (up) counte
23 // else if (up) counter <= count
24 // else if (down) counter <= counter - 1;
25 // end
26 //end
27 endmodule
```

