

UG647 March 20, 2013

# Standalone (v.3.09.a)

# **Summary**

Standalone is the lowest layer of software modules used to access processor specific functions. Standalone is used when an application accesses board/processor features directly and is below the operating system layer.

This document contains the following sections:

- MicroBlaze Processor API
- PowerPC 405 Processor API
- PowerPC 440 Processor API
- Cortex A9 Processor API
- Xilinx Hardware Abstraction Layer
- Program Profiling
- Configuring the Standalone OS
- MicroBlaze MMU Example

# MicroBlaze Processor API

The following list is a summary of the MicroBlaze<sup>™</sup> processor API sections. You can click on a link to go directly to the function section.

- MicroBlaze Processor Interrupt Handling
- MicroBlaze Processor Exception Handling
- MicroBlaze Processor Instruction Cache Handling
- MicroBlaze Processor Data Cache Handling
- MicroBlaze Processor Fast Simplex Link (FSL) Interface Macros
- MicroBlaze Processor FSL Macro Flags
- MicroBlaze Processor Pseudo-asm Macro Summary
- MicroBlaze Processor Version Register (PVR) Access Routine and Macros
- MicroBlaze Processor File Handling
- MicroBlaze Processor Errno

# MicroBlaze Processor Interrupt Handling

The interrupt handling functions help manage interrupt handling on MicroBlaze processor devices. To use these functions you must include the header file mb\_interface.h in your source code.

#### MicroBlaze Processor Interrupt Handling Function Descriptions

#### void microblaze\_enable\_interrupts(void)

Enable interrupts on the MicroBlaze processor. When the MicroBlaze processor starts up, interrupts are disabled. Interrupts must be explicitly turned on using this function.

© 2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



# void microblaze\_disable\_interrupts(void)

Disable interrupts on the MicroBlaze processor. This function can be called when entering a critical section of code where a context switch is undesirable.

```
void microblaze_register_handler(XInterruptHandler
    Handler, void *DataPtr)
```

Register the interrupt handler for the MicroBlaze processor. This handler is invoked in turn, by the first level interrupt handler that is present in Standalone.

The first level interrupt handler saves and restores registers, as necessary for interrupt handling, so that the function you register with this handler can be dedicated to the other aspects of interrupt handling, without the overhead of saving and restoring registers.

# **MicroBlaze Processor Exception Handling**

This section describes the exception handling functionality available on the MicroBlaze processor. This feature and the corresponding interfaces are not available on versions of the MicroBlaze processor older than v3.00.a.

**Note:** These functions work correctly only when the parameters that determine hardware exception handling are configured appropriately in the MicroBlaze Microprocessor Hardware Specification (MHS) hardware block. For example, you can register a handler for divide by zero exceptions only if hardware divide by zero exceptions are enabled on the MicroBlaze processor. Refer to the *MicroBlaze Processor Reference Guide (UG081)* for information on how to configure these cache parameters. A link to that document can be found in "MicroBlaze Processor API," page 1.

#### **MicroBlaze Processor Exception Handler Function Descriptions**

The following functions help manage exceptions on the MicroBlaze processor. You must include the mb\_interface.h header file in your source code to use these functions.

```
void microblaze_disable_exceptions(void)
```

Disable hardware exceptions from the MicroBlaze processor. This routine clears the appropriate "exceptions enable" bit in the model-specific register (MSR) of the processor.

```
void microblaze_enable_exceptions(void)
```

Enable hardware exceptions from the MicroBlaze processor. This routine sets the appropriate "exceptions enable" bit in the MSR of the processor.

```
void microblaze_register_exception_handler(Xuint8
```

ExceptionId, XExceptionHandler Handler, void \*DataPtr)

Register a handler for the specified exception type. Handler is the function that handles the specified exception.

DataPtr is a callback data value that is passed to the exception handler at run-time. By default the exception ID of the corresponding exception is passed to the handler.



Table 1 describes the valid exception IDs, which are defined in the microblaze\_exceptions\_i.h file.

Table 1: Valid Exception IDs

| Exception ID                       | Value | Description   |
|------------------------------------|-------|---|
| XEXC_ID_FSL                        | 0     | FSL bus exceptions.   |
| XEXC_ID_UNALIGNED_ACCESS           | 1     | Unaligned access exceptions.  |
| XEXC_ID_ <bus>_EXCEPTION(1)</bus>  | 2     | Exception due to a timeout from the Instruction side system bus.  Note: BUS can be OPB or PLB   |
| XEXC_ID_ILLEGAL_OPCODE             | 3     | Exception due to an attempt to execute an illegal opcode.   |
| XEXC_ID_D <bus>_EXCEPTION(1)</bus> | 4     | Exception due to a timeout on the Data side system bus.  BUS can be OPB or PLB  |
| XEXC_ID_DIV_BY_ZERO                | 5     | Divide by zero exceptions from the hardware divide.   |
| XEXC_ID_FPU                        | 6     | Exceptions from the floating point unit on the MicroBlaze processor.  Note: This exception is valid only on v4.00.a and later versions of the MicroBlaze processor. |
| XEXC_ID_MMU                        | 7     | Exceptions from the MicroBlaze processor MMU. All possible MMU exceptions are vectored to the same handler.   |
|                                    |       | <b>Note:</b> This exception is valid only on v7.00.a and later versions of the MicroBlaze processor.  |

By default, Standalone provides empty, no-op handlers for all the exceptions *except* unaligned exceptions. A default, fast, unaligned access exception handler is provided by Standalone.

An unaligned exception can be handled by making the corresponding aligned access to the appropriate bytes in memory. Unaligned access is transparently handled by the default handler. However, software that makes a significant amount of unaligned accesses will see the performance effects of this at run-time. This is because the software exception handler takes much longer to satisfy the unaligned access request as compared to an aligned access.

In some cases you might want to use the provision for unaligned exceptions to just trap the exception, and to be aware of what software is causing the exception. In this case, you should set breakpoints at the unaligned exception handler, to trap the dynamic occurrence of such an exception or register your own custom handler for unaligned exceptions.

**Note:** The lowest layer of exception handling, always provided by Standalone, stores volatile and temporary registers on the stack; consequently, your custom handlers for exceptions must take into consideration that the first level exception handler will have saved some state on the stack, before invoking your handler.

Nested exceptions are allowed by the MicroBlaze processor. The exception handler, in its prologue, re-enables exceptions. Thus, exceptions within exception handlers are allowed and handled. When the <code>predecode\_fpu\_exceptions</code> parameter is set to <code>true</code>, it causes the low-level exception handler to:

- Decode the faulting floating point instruction
- Determine the operand registers
- Store their values into two global variables



You can register a handler for floating point exceptions and retrieve the values of the operands from the global variables. You can use the microblaze\_getfpex\_operand\_a() and microblaze\_getfpex\_operand\_b() macros.

**Note:** These macros return the operand values of the last floating point (FP) exception. If there are nested exceptions, you cannot retrieve the values of outer exceptions. An FP instruction might have one of the source registers being the same as the destination operand. In this case, the faulting instruction overwrites the input operand value and it is again irrecoverable.

# MicroBlaze Processor Instruction Cache Handling

The following functions help manage instruction caches on the MicroBlaze processor. You must include the mb\_interface.h header file in your source code to use these functions.

**Note:** These functions work correctly only when the parameters that determine the caching system are configured appropriately in the MicroBlaze Microprocessor Hardware Specification (MHS) hardware block. Refer to the *MicroBlaze Reference Guide (UG081)* for information on how to configure these cache parameters. "MicroBlaze Processor API," page 1 contains a link to this document.

#### MicroBlaze Processor Instruction Cache Handling Function Descriptions

```
void microblaze_enable_icache(void)
```

Enable the instruction cache on the MicroBlaze processor. When the MicroBlaze processor starts up, the instruction cache is disabled. The instruction cache must be explicitly turned on using this function.

```
void microblaze_disable_icache(void)
```

Disable the instruction cache on the MicroBlaze processor.

```
void microblaze_invalidate_icache()
```

Invalidate the instruction icache.

*Note:* For MicroBlaze processors prior to version v7.20.a:

The cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

Invalidate the specified range in the instruction icache. This function can be used for invalidating all or part of the instruction icache.

The parameter <code>cache\_addr</code> indicates the beginning of the cache location to be invalidated. The <code>cache\_size</code> represents the number of bytes from the <code>cache\_addr</code> to invalidate.

Note that *cache lines* are invalidated starting from the cache line to which cache\_addr belongs and ending at the cache line containing the address (cache\_addr + cache\_size - 1).

For example, microblaze\_invalidate\_icache\_range (0x00000300, 0x100) invalidates the instruction cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is cleared starting from 0x300).

**Note:** For MicroBlaze processors prior to version v7.20.a: The cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.



# **MicroBlaze Processor Data Cache Handling**

The following functions help manage data caches on the MicroBlaze processor. You must include the header file mb\_interface.h in your source code to use these functions.

**Note:** These functions work correctly only when the parameters that determine the caching system are configured appropriately in the MicroBlaze MHS hardware block. Refer to the *MicroBlaze Processor Reference Guide (UG081)* for information on how to configure these cache parameters. "MicroBlaze Processor API," page 1 contains a link to this document.

#### **Data Cache Handling Functions**

#### void microblaze enable dcache(void)

Enable the data cache on the MicroBlaze processor. When the MicroBlaze processor starts up, the data cache is disabled. The data cache must be explicitly turned on using this function.

#### void microblaze disable dcache(void)

Disable the data cache on the MicroBlaze processor. If writeback caches are enabled in the MicroBlaze processor hardware, this function also flushes the dirty data in the cache back to external memory and invalidates the cache. For write through caches, this function does not do any extra processing other than disabling the cache.

# void microblaze\_flush\_dcache()

Flush the entire data cache. This function can be used when write-back caches are turned on in the MicroBlaze processor hardware. Executing this function ensures that the dirty data in the cache is written back to external memory and the contents invalidated.

- The cache is disabled before the flush starts and is restored to its previous state after the flush is complete.
- Interrupts are disabled while the cache is being flushed and restored to their previous state after the flush is complete.

```
void microblaze_flush_dcache_range(unsigned int
    cache_addr, unsigned int cache_len)
```

Flush the specified data cache range. This function can be used when write-back caches are enabled in the MicroBlaze processor hardware. Executing this function ensures that the dirty data in the cache range is written back to external memory and the contents of the cache range are invalidated. Note that *cache lines* will be flushed starting from the cache line to which cache\_addr belongs and ending at the cache line containing the address (*cache\_addr* + *cache\_size-1*).

For example,  $microblaze_flush_dcache_range~(0x00000300,~0x100)$  flushes the data cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is flushed starting from 0x300).

#### void microblaze\_invalidate\_dcache()

Invalidate the instruction data cache.

**Note:** For MicroBlaze processors prior to version v7.20.a:

The cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.



```
void microblaze_invalidate_dcache_range(unsigned int
      cache_addr, unsigned int cache_size)
```

Invalidate the data cache. This function can be used for invalidating all or part of the data cache. The parameter <code>cache\_addr</code> indicates the beginning of the cache location and <code>cache\_size</code> represents the size from <code>cache\_addr</code> to invalidate.

Note that *cache lines* will be invalidated starting from the cache line to which *cache\_addr* belongs and ending at the cache line containing the address (*cache\_addr* + *cache\_size-1*).

**Note:** For MicroBlaze processors prior to version v7.20.a:

The cache and interrupts are disabled before invalidation starts and restored to their previous state after invalidation.

For example, microblaze\_invalidate\_dcache\_range (0x00000300, 0x100) invalidates the data cache region from 0x300 to 0x3ff (0x100 bytes of cache memory is cleared starting from 0x300).

# Software Sequence for Initializing Instruction and Data Caches

Typically, before using the cache, your program must perform a particular sequence of cache operations to ensure that invalid/dirty data in the cache is not being used by the processor. This would typically happen during repeated program downloads and executions.

The following example snippets show the necessary software sequence for initializing instruction and data caches in your program.

```
/* Initialize ICache *//
microblaze_invalidate_icache();
microblaze_enable_icache ();

/* Initialize DCache */
microblaze_invalidate_dcache();
microblaze_enable_dcache ();
```

At the end of your program, you should also put in a sequence similar to the example snippet below. This ensures that the cache and external memory are left in a valid and clean state.

```
/* Clean up DCache. For writeback caches, the disable_dcache routine
  internally does the flush and invalidate. For write through caches,
  an explicit invalidation must be performed on the entire cache. */

#if XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK == 0
microblaze_invalidate_dcache();
#endif

microblaze_disable_dcache();

/* Clean up ICache */
microblaze_invalidate_icache();
microblaze_disable_icache();
```

# MicroBlaze Processor Fast Simplex Link (FSL) Interface Macros

Standalone includes macros to provide convenient access to accelerators connected to the MicroBlaze Fast Simplex Link (FSL) Interfaces.



#### MicroBlaze Processor Fast Simplex Link (FSL) Interface Macro Summary

The following is a list of the available macros. Click on a macro name to go to the description of the active macros.

getfslx(val,id,flags)putdfslx(val,id,flags)putfslx(val,id,flags)tgetdfslx(val,id,flags)tgetfslx(val,id,flags)tputdfslx(val,id,flags)getd fslx(val,id,flags)fsl\_isinvalid(invalid)fsl\_iserror(error)

#### **MicroBlaze Processor FSL Macro Descriptions**

The following macros provide access to all of the functionality of the MicroBlaze FSL feature in one simple and parameterized interface. Some capabilities are available on MicroBlaze v7.00.a and later only, as noted in the descriptions.

In the macro descriptions, val refers to a variable in your program that can be the source or sink of the FSL operation.

**Note:** id must be an integer *literal* in the basic versions of the macro (getfslx, putfslx, tgetfslx, tputfslx) and can be an integer literal or an integer variable in the dynamic versions of the macros (getdfslx, putdfslx, tgetdfslx, tputdfslx.)

You must include fsl.h in your source files to make these macros available.

#### getfslx(val, id, flags)

Performs a get function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later). The semantics of the instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9.

#### putfslx(val,id,flags)

Performs a put function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze processor v7.00.a and later).

The semantics of the instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9.

#### tgetfslx(val, id, flags)

Performs a test get function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is a literal in the ranging of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later). This macro can be used to test reading a single value from the FSL. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9.



#### tputfslx(val, id, flags)

Performs a put function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is a literal in the range of 0 to 7 (0 to 15 for MicroBlaze processor v7.00.a and later). This macro can be used to test writing a single value to the FSL. The semantics of the put instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9.

#### getd fslx(val,id,flags)

Performs a get function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is an integer value or variable in the range of 0 to 15. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9. This macro is available on MicroBlaze processor v7.00.a and later only.

#### putdfslx(val, id, flags)

Performs a put function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is an integer value or variable in the range of 0 to 15. The semantics of the instruction is determined by the valid FSL macro flags, which are listed in Table 2, page 9. This macro is available on MicroBlaze processor v7.00.a and later only.

#### tgetdfslx(val,id,flags)

Performs a test get function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is an integer or variable in the range of 0 to 15. This macro can be used to test reading a single value from the FSL. The semantics of the instruction is determined by the valid FSL macro flags, listed in Table 2. This macro is available on MicroBlaze processor v7.00.a and later only.

#### tputdfslx(val,id,flags)

Performs a put function on an input FSL of the MicroBlaze processor; id is the FSL identifier and is an integer or variable in the range of 0 to 15. This macro can be used to test writing a single value to the FSL. The semantics of the instruction is determined by the valid FSL macro flags, listed in Table 2. This macro is available on MicroBlaze processor v7.00.a and later only.

#### **fsl\_isinvalid**(invalid)

Checks if the last FSL operation returned valid data. This macro is applicable after invoking a non-blocking FSL put or get instruction. If there was no data on the FSL channel on a get, or if the FSL channel was full on a put, <code>invalid</code> is set to 1; otherwise, it is set to 0.

#### fsl\_iserror(error)

This macro is used to check if the last FSL operation set an error flag. This macro is applicable after invoking a control FSL put or get instruction. If the control bit was set error is set to 1; otherwise, it is set to 0.



# **MicroBlaze Processor FSL Macro Flags**

Table 2 lists the available FSL Macro flags.

Table 2: FSL Macro Flags

| Flag   | Description  |
|--|--|
| FSL_DEFAULT                                  | Blocking semantics (on MicroBlaze processor v7.00.a and later this mode is interruptible). |
| FSL_NONBLOCKING                              | Non-blocking semantics. <sup>1</sup>   |
| FSL_EXCEPTION                                | Generate exceptions on control bit mismatch. <sup>2</sup>                                  |
| FSL_CONTROL                                  | Control semantics.   |
| FSL_ATOMIC                                   | Atomic semantics. A sequence of FSL instructions cannot be interrupted.                    |
| FSL_NONBLOCKING_EXCEPTION                    | Combines non-blocking and exception semantics.   |
| FSL_NONBLOCKING_CONTROL                      | Combines non-blocking and control semantics.   |
| FSL_NONBLOCKING_ATOMIC                       | Combines non-blocking and atomic semantics.  |
| FSL_EXCEPTION_CONTROL                        | Combines exception and control semantics.  |
| FSL_EXCEPTION_ATOMIC                         | Combines exception and atomic semantics.   |
| FSL_CONTROL_ATOMIC                           | Combines control and atomic semantics.   |
| FSL_NONBLOCKING_EXCEPTION_<br>CONTROL        | Combines non-blocking, exception, and control semantics. <sup>2</sup>                      |
| FSL_NONBLOCKING_EXCEPTION_<br>ATOMIC         | Combines non-blocking, exception, and atomic semantics.                                    |
| FSL_NONBLOCKING_CONTROL_<br>ATOMIC           | Combines non-blocking, atomic, and control semantics.                                      |
| FSL_EXCEPTION_CONTROL_<br>ATOMIC             | Combines exception, atomic, and control semantics.   |
| FSL_NONBLOCKING_EXCEPTION_<br>CONTROL_ATOMIC | Combines non-blocking, exception, control, and atomic semantics.                           |

<sup>1.</sup> When non-blocking semantics are not applied, blocking semantics are implied.

#### Deprecated MicroBlaze Processor Fast Simplex Link (FSL) Macros

The following macros are deprecated:

Performs a blocking data get function on an input FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

#### putfsl(val, id) (deprecated)

Performs a blocking data put function on an output FSL of the MicroBlaze processor; ia is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

<sup>2.</sup> This combination of flags is available only on MicroBlaze processor v7.00.a and later versions.



# ngetfsl(val,id) (deprecated)

Performs a non-blocking data get function on an input FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7.

#### nputfsl(va1, id) (deprecated)

Performs a non-blocking data put function on an output FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7.

# cgetfsl(val, id) (deprecated)

Performs a blocking control get function on an input FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

#### cputfsl(val, id) (deprecated)

Performs a blocking control put function on an output FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7. This macro is uninterruptible.

#### ncgetfsl(val, id) (deprecated)

Performs a non-blocking control get function on an input FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7.

#### ncputfsl(val, id) (deprecated)

Performs a non-blocking control put function on an output FSL of the MicroBlaze processor; id is the FSL identifier in the range of 0 to 7.

#### **getfsl\_interruptible**(*val*, *id*)(deprecated)

Performs repeated non-blocking data get operations on an input FSL of the MicroBlaze processor until valid data is actually fetched; id is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts will be serviced by the processor.

#### putfsl\_interruptible(val, id)(deprecated)

Performs repeated non-blocking data put operations on an output FSL of the MicroBlaze processor until valid data is sent out; id is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts will be serviced by the processor.



```
cgetfsl_interruptible(val, id)(deprecated)
```

Performs repeated non-blocking control get operations on an input FSL of the MicroBlaze processor until valid data is actually fetched; id is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts are serviced by the processor.

```
cputfsl_interruptible(val, id)(deprecated)
```

Performs repeated non-blocking control put operations on an output FSL of the MicroBlaze processor until valid data is sent out; id is the FSL identifier in the range of 0 to 7. Because the FSL access is non-blocking, interrupts are serviced by the processor.

#### **MicroBlaze Processor Pseudo-asm Macros**

Standalone includes macros to provide convenient access to various registers in the MicroBlaze processor. Some of these macros are very useful within exception handlers for retrieving information about the exception. To use these macros, you must include the mb\_interface.h header file in your source code.

#### MicroBlaze Processor Pseudo-asm Macro Summary

The following is a summary of the MicroBlaze processor pseudo-asm macros. Click on the macro name to go to the description.

```
mfgpr(rn)
mfmsr()
mfesr()
mfear()
mffsr()
mtmsr(v)
mtgpr(rn,v)
microblaze_getfpex_operand_a()
microblaze_getfpex_operand_b()
clz(v)
mbar(mask)
mb_swapb(v)
mb_swaph(v)
mb_sleep
```

#### MicroBlaze Processor Pseudo-asm Macro Descriptions

# mfgpr (rn) Return value from the general purpose register (GPR) rn.

```
Return the current value of the MSR.
```

```
mfesr( )
Return the current value of the Exception Status Register (ESR).
```

```
mfear()
```

mfmsr()

Return the current value of the Exception Address Register (EAR).



#### mffsr()

Return the current value of the Floating Point Status (FPS).

#### mtmsr (V)

Move the value v to MSR.

#### $\mathbf{mtgpr}(rn, v)$

Move the value v to GPR rn.

#### microblaze\_getfpex\_operand\_a( )

Return the saved value of operand A of the last faulting floating point instruction.

#### microblaze\_getfpex\_operand\_b( )

Return the saved value of operand B of the last faulting floating point instruction.

**Note:** Because of the way some of these macros have been written, they cannot be used as parameters to function calls and other such constructs.

#### clz(V)

Counts the number of leading zeros in the data specified by v

#### mbar (mask)

This instruction ensures that outstanding memory accesses on memory interfaces are completed before any subsequent instructions are executed. mask value of 1 specifies data side barrier, mask value of 2 specifies instruction side barrier and mask value of 16 specifies to put the processor in sleep.

#### $mb_swapb(v)$

Swaps the bytes in the data specified bv v. This converts the bytes in the data from little endian to big endian or vice versa. So v contains a value of 0x12345678, the macro will return a value of 0x78563412.

#### $mb_swaph(v)$

Swaps the half words in the data specified by v. So if v has a value of 0x12345678, the macro will return a value of 0x56781234.

#### mb\_sleep

Puts the processor in sleep.



# MicroBlaze Processor Version Register (PVR) Access Routine and Macros

MicroBlaze processor v5.00.a and later versions have configurable Processor Version Registers (PVRs). The contents of the PVR are captured using the  $pvr_t$  data structure, which is defined as an array of 32-bit words, with each word corresponding to a PVR register on hardware. The number of PVR words is determined by the number of PVRs configured in the hardware. You should not attempt to access PVR registers that are not present in hardware, as the  $pvr_t$  data structure is resized to hold only as many PVRs as are present in hardware.

To access information in the PVR:

- Use the microblaze\_get\_pvr() function to populate the PVR data into a pvr\_t data structure
- 2. In subsequent steps, you can use any one of the PVR access macros list to get individual data stored in the PVR.

**Note:** The PVR access macros take a parameter, which must be of type  $pvr_t$ .

#### **PVR Access Routine**

The following routine is used to access the PVR. You must include pvr.h file to make this routine available.

#### int microblaze\_get\_pvr(pvr\_t \*pvr)

Populate the PVR data structure to which pvr points with the values of the hardware PVR registers. This routine populates only as many PVRs as are present in hardware and the rest are zeroed. This routine is not available if C PVR is set to NONE in hardware.

#### **PVR Macros**

The following processor macros are used to access the PVR. You must include pvr. h file to make these macros available.

Table 3 lists the MicroBlaze processor PVR macros and descriptions.

Table 3: PVR Access Macros

| Масто                          | Description   |
|--------------------------------|---|
| MICROBLAZE_PVR_IS_FULL(pvr)    | Return non-zero integer if PVR is of type FULL, 0 if basic.   |
| MICROBLAZE_PVR_USE_BARREL(pvr) | Return non-zero integer if hardware barrel shifter present.   |
| MICROBLAZE_PVR_USE_DIV(pvr)    | Return non-zero integer if hardware divider present.  |
| MICROBLAZE_PVR_USE_HW_MUL(pvr) | Return non-zero integer if hardware multiplier present.   |
| MICROBLAZE_PVR_USE_FPU(pvr)    | Return non-zero integer if hardware floating point unit (FPU) present.                                  |
| MICROBLAZE_PVR_USE_FPU2(pvr)   | Return non-zero integer if hardware floating point conversion and square root instructions are present. |
| MICROBLAZE_PVR_USE_ICACHE(pvr) | Return non-zero integer if I-cache present.   |
| MICROBLAZE_PVR_USE_DCACHE(pvr) | Return non-zero integer if D-cache present.   |



Table 3: PVR Access Macros (Cont'd)

| Macro  | Description  |
|--|--|
| MICROBLAZE_PVR_MICROBLAZE_VERSION (pvr)      | Return MicroBlaze processor version encoding. Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from encodings to actual hardware versions. "MicroBlaze Processor API," page 1 contains a link to this document. |
| MICROBLAZE_PVR_USER1(pvr)                    | Return the USER1 field stored in the PVR.  |
| MICROBLAZE_PVR_USER2(pvr)                    | Return the USER2 field stored in the PVR.  |
| MICROBLAZE_PVR_INTERCONNECT(pvr)             | Return non-zero if MicroBlaze processor has PLB interconnect; otherwise return zero.   |
| MICROBLAZE_PVR_D_PLB(pvr)                    | Return non-zero integer if Data Side PLB interface is present.   |
| MICROBLAZE_PVR_D_OPB(pvr)                    | Return non-zero integer if Data Side On-chip Peripheral Bus (OPB) interface present.   |
| MICROBLAZE_PVR_D_LMB(pvr)                    | Return non-zero integer if Data Side Local Memory Bus (LMB) interface present.   |
| MICROBLAZE_PVR_I_PLB(pvr)                    | Return non-zero integer if Instruction Side PLB interface is present.  |
| MICROBLAZE_PVR_I_OPB(pvr)                    | Return non-zero integer if Instruction side OPB interface present.   |
| MICROBLAZE_PVR_I_LMB(pvr)                    | Return non-zero integer if Instruction side LMB interface present.   |
| MICROBLAZE_PVR_INTERRUPT_IS_EDGE (pvr)       | Return non-zero integer if interrupts are configured as edge-triggered.  |
| MICROBLAZE_PVR_EDGE_IS_POSITIVE (pvr)        | Return non-zero integer if interrupts are configured as positive edge triggered.   |
| MICROBLAZE_PVR_USE_MUL64(pvr)                | Return non-zero integer if MicroBlaze processor supports 64-bit products for multiplies.   |
| MICROBLAZE_PVR_OPCODE_OxO_ILLEGAL (pvr)      | Return non-zero integer if opcode 0x0 is treated as an illegal opcode.   |
| MICROBLAZE_PVR_UNALIGNED_EXCEPTION (pvr)     | Return non-zero integer if unaligned exceptions are supported.   |
| MICROBLAZE_PVR_ILL_OPCODE_<br>EXCEPTION(pvr) | Return non-zero integer if illegal opcode exceptions are supported.  |
| MICROBLAZE_PVR_IOPB_EXCEPTION(pvr)           | Return non-zero integer if I-OPB exceptions are supported.   |
| MICROBLAZE_PVR_DOPB_EXCEPTION(pvr)           | Return non-zero integer if D-OPB exceptions are supported.   |
| MICROBLAZE_PVR_IPLB_EXCEPTION(pvr)           | Return non-zero integer if I-PLB exceptions are supported.   |
| MICROBLAZE_PVR_DPLB_EXCEPTION(pvr)           | Return non-zero integer if D-PLB exceptions are supported.   |
| MICROBLAZE_PVR_DIV_ZERO_EXCEPTION (pvr)      | Return non-zero integer if divide by zero exceptions are supported.  |



Table 3: PVR Access Macros (Cont'd)

| Macro  | Description  |
|--|--|
| MICROBLAZE_PVR_FPU_EXCEPTION(pvr)            | Return non-zero integer if FPU exceptions are supported.           |
| MICROBLAZE_PVR_FSL_EXCEPTION(pvr)            | Return non-zero integer if FSL exceptions are present.             |
| MICROBLAZE_PVR_DEBUG_ENABLED(pvr)            | Return non-zero integer if debug is enabled.                       |
| MICROBLAZE_PVR_NUM_PC_BRK(pvr)               | Return the number of hardware PC breakpoints available.            |
| MICROBLAZE_PVR_NUM_RD_ADDR_BRK (pvr)         | Return the number of read address hardware watchpoints supported.  |
| MICROBLAZE_PVR_NUM_WR_ADDR_BRK (pvr)         | Return the number of write address hardware watchpoints supported. |
| MICROBLAZE_PVR_FSL_LINKS(pvr)                | Return the number of FSL links present.                            |
| MICROBLAZE_PVR_ICACHE_BASEADDR (pvr)         | Return the base address of the I-cache.                            |
| MICROBLAZE_PVR_ICACHE_HIGHADDR (pvr)         | Return the high address of the I-cache.                            |
| MICROBLAZE_PVR_ICACHE_ADDR_TAG_<br>BITS(pvr) | Return the number of address tag bits for the I-cache.             |
| MICROBLAZE_PVR_ICACHE_USE_FSL(pvr)           | Return non-zero if I-cache uses FSL links.                         |
| MICROBLAZE_PVR_ICACHE_ALLOW_WR (pvr)         | Return non-zero if writes to I-caches are allowed.                 |
| MICROBLAZE_PVR_ICACHE_LINE_LEN (pvr)         | Return the length of each I-cache line in bytes.                   |
| MICROBLAZE_PVR_ICACHE_BYTE_SIZE (pvr)        | Return the size of the D-cache in bytes.                           |
| MICROBLAZE_PVR_DCACHE_BASEADDR (pvr)         | Return the base address of the D-cache.                            |
| MICROBLAZE_PVR_DCACHE_HIGHADDR (pvr)         | Return the high address of the D-cache.                            |
| MICROBLAZE_PVR_DCACHE_ADDR_TAG_<br>BITS(pvr) | Return the number of address tag bits for the D-cache.             |
| MICROBLAZE_PVR_DCACHE_USE_FSL(pvr)           | Return non-zero if the D-cache uses FSL links.                     |
| MICROBLAZE_PVR_DCACHE_ALLOW_WR (pvr)         | Return non-zero if writes to D-cache are allowed.                  |
| MICROBLAZE_PVR_DCACHE_LINE_LEN (pvr)         | Return the length of each line in the D-cache in bytes.            |
| MICROBLAZE_PVR_DCACHE_BYTE_SIZE (pvr)        | Return the size of the D-cache in bytes.                           |
| MICROBLAZE_PVR_TARGET_FAMILY(pvr)            | Return the encoded target family identifier.                       |



Table 3: PVR Access Macros (Cont'd)

| Macro                          | Description  |
|--------------------------------|--|
| MICROBLAZE_PVR_MSR_RESET_VALUE | Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from encodings to target family name strings. "MicroBlaze Processor API," page 1 contains a link to this document.                         |
| MICROBLAZE_PVR_MMU_TYPE(pvr)   | Returns the value of C_USE_MMU. Refer to the <i>MicroBlaze Processor Reference Guide (UG081)</i> for mappings from MMU type values to MMU function. "MicroBlaze Processor API," page 1 contains a link to this document. |

# MicroBlaze Processor File Handling

The following routine is included for file handling:

```
int fcntl(int fd, int cmd, long arg);
```

A dummy implementation of fcntl(), which always returns 0, is provided. **fcntl** is intended to manipulate file descriptors according to the command specified by cmd. Because Standalone does not provide a file system, this function is included for completeness only.

#### MicroBlaze Processor Errno

The following routine provides the error number value:

```
int errno();
```

Return the global value of errno as set by the last C library call.

# PowerPC 405 Processor API

Standalone for the PowerPC® 405 processor contains boot code, cache, file and memory management, configuration, exception handling, time and processor-specific include functions.

The following is a list of the PowerPC 405 processor API sections. To go the function description, click the function name in the summary.

- "PowerPC 405 Processor Boot Code"
- "PowerPC 405 Processor Cache Functions"
- "PowerPC 405 Processor Exception Handling Function Summary"
- "PowerPC 405 Processor Files"
- "PowerPC 405 Processor Errno"
- "PowerPC 405 Processor Memory Management"
- "PowerPC 405 Processing Functions"
- "PowerPC 405 Processor-Specific Include Files"
- "PowerPC 405 Processor Time Functions"
- "PowerPC 405 Processor Fast Simplex Link Interface Macros"
- "PowerPC 405 Processor Pseudo-asm Macro Summary"
- "PowerPC 405 Macros for APU FCM User-Defined Instructions"



#### PowerPC 405 Processor Boot Code

The boot . S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. Code in the boot . S consists of the two sections boot and boot 0. The boot section contains only one instruction that is labeled with \_boot. During the link process, this instruction is mapped to the reset vector and the \_boot label marks the application's entry point. The boot instruction is a jump to the \_boot 0 label. The \_boot 0 label must reside within a  $\pm 23$ -bit address space of the \_boot label. It is defined in the boot 0 section. The code in the boot 0 section calculates the 32-bit address of the \_start label and jumps to that address.

#### PowerPC 405 Processor Cache Functions

The  $xcache_1.c$  file and corresponding  $xcache_1.h$  include file provide access to the following cache and cache-related operations

#### **PowerPC 405 Processor Cache Function Summary**

The following are links to the function descriptions. Click on the name to go to that function.

```
void XCache_WriteCCR0(unsigned int val)
void XCache_EnableDCache(unsigned int regions)
void XCache_DisableDCache(void)
void XCache_FlushDCacheLine(unsigned int adr)
void XCache_InvalidateDCacheLine(unsigned int adr)
void XCache_FlushDCacheRange(unsigned int adr, unsigned len)
void XCache_InvalidateDCacheRange(unsigned int adr, unsigned len)
void XCache_StoreDCacheLine(unsigned int adr);
void XCache_EnablelCache(unsigned int regions);
void XCache_DisablelCache(void);
void XCache_InvalidatelCache(void);
void XCache_InvalidatelCacheLine(unsigned int adr)
```

#### PowerPC 405 Processor Cache Function Descriptions

```
void XCache_WriteCCR0 (unsigned int val)
```

Writes an integer value to the CCR0 register. Below is a sample code sequence. Before writing to this register, the instruction cache must be enabled to prevent a lockup of the processor core. After writing the CCR0, the instruction cache can be disabled, if not needed.

```
XCache_EnableICache(0x80000000) /* enable instruction cache for first 128
MB memory region */
XCache_WriteCCR0(0x2700E00) /* enable 8 word pre-fetching */
XCache_DisableICache() /* disable instruction cache */
```

```
void XCache_EnableDCache(unsigned int regions)
```

Enables the data cache for a specific memory region. Each bit in the regions parameter represents 128 MB of memory.

A value of 0x80000000 enables the data cache for the first 128 MB of memory (0 - 0x07FFFFFF). A value of 0x1 enables the data cache for the last 128 MB of memory (0xF8000000 - 0xFFFFFFFFF).

#### void XCache\_DisableDCache(void)

Disables the data cache for all memory regions.



#### void XCache\_FlushDCacheLine(unsigned int adr)

Flushes and invalidates the data cache line that contains the address specified by the *adr* parameter. A subsequent data access to this address results in a cache miss and a cache line refill.

#### void XCache\_InvalidateDCacheLine (unsigned int adr)

Invalidates the data cache line that contains the address specified by the <code>adr</code> parameter. If the cache line is currently dirty, the modified contents are lost and are **not** written to system memory. A subsequent data access to this address results in a cache miss and a cache line refill.

#### void **XCache\_FlushDCacheRange** (unsigned int adr, unsigned len)

Flushes and invalidates the data cache lines that are described by the address range starting from adr and len bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

# void XCache\_InvalidateDCacheRange(unsigned int adr, unsigned len)

Invalidates the data cache lines that are described by the address range starting from adr and len bytes long. If a cache line is currently dirty, the modified contents are lost and are *not* written to system memory. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

#### void XCache\_StoreDCacheLine(unsigned int adr);

Stores in memory the data cache line that contains the address specified by the <code>adr</code> parameter. A subsequent data access to this address results in a cache hit if the address was already cached; otherwise, it results in a cache miss and cache line refill.

#### void XCache\_EnableICache(unsigned int regions);

Enables the instruction cache for a specific memory region. Each bit in the *regions* parameter represents 128 MB of memory.

A value of 0x80000000 enables the instruction cache for the first 128 MB of memory (0 - 0x07FFFFFF). A value of 0x1 enables the instruction cache for the last 128 MB of memory (0xF8000000 - 0xFFFFFFFFF).

#### void XCache\_DisableICache(void);

Disables the instruction cache for all memory regions.

#### void XCache InvalidateICache(void);

Invalidates the whole instruction cache. Subsequent instructions produce cache misses and cache line refills.



#### void **XCache\_InvalidateICacheLine**(unsigned int adr)

Invalidates the instruction cache line that contains the address specified by the *adr* parameter. A subsequent instruction to this address produces a cache miss and a cache line refill.

# PowerPC 405 Processor Exception Handling

An exception handling API is provided in Standalone. For an in-depth explanation on how exceptions and interrupts work on the PowerPC processor, refer to the chapter "Exceptions and Interrupts" in the *PowerPC Processor Reference Guide (UG011)*. A link to this document is provided in "MicroBlaze Processor API," page 1.

**Note:** Exception handlers do not automatically reset (disable) the wait state enable bit in the MSR when returning to user code. You can force exception handlers to reset the Wait-Enable bit to zero on return from all exceptions by compiling Standalone with the preprocessor symbol PPC405\_RESET\_WE\_ON\_RFI defined. You can add this to the compiler flags associated with the libraries. This pre-processor define turns the behavior on.

The exception handling API consists of a set of the files xvectors.S, xexception\_l.c, and the corresponding header file xexception l.h.

For additional information on interrupt handing, refer to the "Interrupt Management" appendix in the *Embedded System Tools Reference Manual (UG111)*..

# PowerPC 405 Processor Exception Handling Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

```
void XExc_Init(void)
void XExc_RegisterHandler(Xuint8 ExceptionId,XExceptionHandler Handler, void *DataPtr)
void XExc_RemoveHandler(Xuint8 ExceptionId)
void XExc_mEnableExceptions (EnableMask)
void XExc_mDisableExceptions (DisableMask)
```

# PowerPC 405 Processor Exception Handling Function Descriptions

```
void XExc Init(void)
```

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value.

This function must be called before registering any exception handlers or enabling any interrupts. When using the exception handler API, this function should be called at the beginning of your main() routine.

**IMPORTANT:** If you are not using the default linker script, you need to reserve memory space for storing the vector table in your linker script. The memory space must begin on a 64 k boundary.

The linker script entry should look like this example:

For further information on linker scripts, refer to the Linker documentation.



Registers an exception handler for a specific exception; does not return a value. Refer to the following table for a list of exception types and their values.

#### The parameters are:

- ExceptionId is of parameter type Xuint8, and is the exception to which this handler should be registered. The type and the values are defined in the xexception\_1.h header file. The following table lists the exception types and possible values.
- *Handler* is an XExceptionHandler parameter which is the pointer to the exception handling function.
- DataPtr is of parameter type void \* and is the user value to be passed when the handling function is called.

| Table 4: | Registered | Exception ' | Types and | Values |
|----------|------------|-------------|-----------|--------|
|----------|------------|-------------|-----------|--------|

| Exception Type                   | Value |
|----------------------------------|-------|
| XEXC_ID_MACHINE_CHECK            | 1     |
| XEXC_ID_CRITICAL_INT             | 2     |
| XEXC_ID_DATA_STORAGE_INT         | 3     |
| XEXC_ID_INSTRUCTION_STORAGE_INT  | 4     |
| XEXC_ID_NON_CRITICAL_INT         | 5     |
| XEXC_ID_ALIGNMENT_INT            | 6     |
| XEXC_ID_PROGRAM_INT              | 7     |
| XEXC_ID_FPU_UNAVAILABLE_INT      | 8     |
| XEXC_ID_SYSTEM_CALL              | 9     |
| XEXC_ID_APU_AVAILABLE            | 10    |
| XEXC_ID_PIT_INT                  | 11    |
| XEXC_ID_FIT_INT                  | 12    |
| XEXC_ID_WATCHDOG_TIMER_INT       | 13    |
| XEXC_ID_DATA_TLB_MISS_INT        | 14    |
| XEXC_ID_INSTRUCTION_TLB_MISS_INT | 15    |
| XEXC_ID_DEBUG_INT                | 16    |

The function provided as the *Handler* parameter must have the following function prototype:

```
typedef void (*XExceptionHandler)(void * DataPtr);
```

This prototype is declared in the xexception\_1.h header file.

When this exception handler function is called, the parameter <code>DataPtr</code> contains the same value as you provided when you registered the handler.

void XExc\_RemoveHandler(Xuint8 ExceptionId)

De-register a handler function for a given exception. For possible values of parameter *ExceptionId*, refer to Table 7, page 38.



#### void XExc\_menableExceptions (EnableMask)

Enable exceptions. This macro must be called after initializing the vector table with function <code>exception\_Init</code> and registering exception handlers with function <code>XExc\_RegisterHandler</code>. The parameter <code>EnableMask</code> is a bitmask for exceptions to be enabled. The <code>EnableMask</code> parameter can have the values <code>XEXC\_CRITICAL</code>, <code>XEXC\_NON\_CRITICAL</code>, or <code>XEXC\_ALL</code>.

```
void XExc_mDisableExceptions (DisableMask)
```

Disable exceptions. The parameter <code>DisableMask</code> is a bitmask for exceptions to be disabled. The <code>DisableMask</code> parameter can have the values <code>XEXC\_CRITICAL</code>, <code>XEXC\_NON\_CRITICAL</code>, or <code>XEXC\_ALL</code>.

#### **PowerPC 405 Processor Files**

File support is limited to the stdin and stdout streams; consequently, the following functions are not necessary:

- open() (in open.c)
- close() (in close.c)
- fstat() (in fstat.c)
- unlink() (in unlink.c)
- lseek() (in lseek.c)

These files are included for completeness and because they are referenced by the C library.

```
int read(int fd, char *buf, int nbytes)
```

The read() function in read.c reads nbytes bytes from the standard input by calling inbyte(). It blocks until all characters are available, or the end of line character is read. The read() function returns the number of characters read. The fd parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes nbytes bytes to the standard output by calling outbyte(). It blocks until all characters have been written. The write() function returns the number of characters written. The fd parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, Because only the stdin and stdout streams are supported.

```
int fcntl(int fd, int cmd, long arg);
```

A dummy implementation of fcntl, which always returns 0. fcntl is intended to manipulate file descriptors according to the command specified by cmd. Because Standalone does not provide a file system, this function is not used.



#### PowerPC 405 Processor Errno

int errno()

Returns the global value of errno as set by the last C library call.

# **PowerPC 405 Processor Memory Management**

char \*sbrk(int nbytes)

Allocates *nbytes* of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

# **PowerPC 405 Processing Functions**

The functions getpid() in getpid.c and kill() in kill.c are included for completeness and because they are referenced by the C library.

# PowerPC 405 Processor-Specific Include Files

The xreg405.h include file contains the register numbers and the register bits for the PowerPC 405 processor.

The xpseudo-asm.h include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation.

These inline assembler instructions can be used from drivers and user applications written in C.

#### PowerPC 405 Processor Time Functions

The xtime\_1.c file and corresponding xtime\_1.h include file provide access to the 64-bit time base counter inside the PowerPC core. The counter increases by one at every processor cycle.

The sleep.c file and corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops



#### **PowerPC 405 Processor Time Function Summary**

The following are links to the function descriptions. Click on the name to go to that function.

```
typedef unsigned long long XTime
void XTime_SetTime(XTime xtime)
void XTime_GetTime(XTime *xtime)
void XTime_TSRClearStatusBits(unsigned long Bitmask)
void XTime_PITSetInterval(unsigned long interval)
void XTime_PITEnableInterrupt(void)
void XTime_PITDisableInterrupt(void)
void XTime_PITEnableAutoReload(void)
void XTime_PITDisableAutoReload(void)
void XTime_PITClearInterrupt(void)
void XTime_FITEnableInterrupt(void)
void XTime_FITDisableInterrupt(void)
void XTime_FITClearInterrupt(void)
void XTime_FITSetPeriod(unsigned long Period)
void XTime_WDTEnableInterrupt(void)
void XTime_WDTDisableInterrupt(void)
void XTime_WDTClearInterrupt(void)
void XTime_WDTSetPeriod(unsigned long Period)
void XTime_WDTResetControl(unsigned long ControlVal)
void XTime_WDTEnableNextWatchdog(void)
void XTime_WDTClearResetStatus(void)
unsigned int usleep(unsigned int _useconds)
unsigned int sleep(unsigned int _seconds)
int nanosleep(const struct timespec *rqtp, struct timespec *rmtp)
```

#### **PowerPC 405 Processor Time Function Descriptions**

typedef unsigned long long XTime

The XTime type in xtime\_1.h represents the Time Base register. This struct consists of the Time Base Low (TBL) and Time Base High (TBH) registers, each of which is a 32-bit wide register.

The definition of XTime is as follows:

typedef unsigned long long XTime;

void XTime\_SetTime(XTime xtime)

Sets the time base register to the value in xtime.



#### void XTime\_GetTime(XTime \*xtime)

Writes the current value of the time base register to variable xtime.

# void XTime\_TSRClearStatusBits(unsigned long Bitmask)

Clears bits in the Timer Status Register (TSR). The parameter Bitmask designates the bits to be cleared. A value of 1 in any position of the Bitmask parameter clears the corresponding bit in the TSR. This function does not return a value.

#### Example:

XTime\_TSRClearStatusBits(TSR\_CLEAR\_ALL);

Table 5 contains the values for the Bitmask parameters which are specified in the xreg405.h header file.

Table 5: Bitmask Parameter Values

| Name                              | Value      | Description   |
|-----------------------------------|------------|---|
| XREG_TSR_WDT_ENABLE_NEXT_WATCHDOG | 0x80000000 | Clearing this bit disables the watchdog timer event   |
| XREG_TSR_WDT_INTERRUPT_STATUS     | 0x40000000 | Clears the Watchdog Timer<br>Interrupt Status bit. This bit is<br>set after a watchdog interrupt<br>occurs  |
| XREG_TSR_WDT_RESET_STATUS_11      | 0x30000000 | Clears the Watchdog Timer<br>Reset Status bits. These bits<br>specify the type of reset that<br>occurred as a result of a<br>watchdog timer event |
| XREG_TSR_PIT_INTERRUPT_STATUS     | 0x08000000 | Clears the Programmable<br>Interval Timer (PIT) Status<br>bit. This bit is set after a PIT<br>interrupt occurrence                                |
| XREG_TSR_FIT_INTERRUPT_STATUS     | 0x04000000 | Clears the Fixed Interval<br>Timer Status (FIT) bit. This<br>bit is set after a FIT interrupt<br>has occurred                                     |
| XREG_TSR_CLEAR_ALL                | 0xfffffff  | Clears all bits in the TSR.<br>After a Reset, the content of<br>the TSR is not specified. Use<br>this Bitmask to clear all bits in<br>the TSR     |

#### void XTime\_PITSetInterval(unsigned long interval)

Loads a new value into the Programmable-Interval Timer Register. This register is a 32-bit decrementing counter clocked at the same frequency as the time-base register. Depending on the AutoReload setting the PIT is automatically reloaded with the last written value or must be reloaded manually. This function does not return a value.

#### Example:

XTime\_PITSetInterval(0x00ffffff);



#### void XTime\_PITEnableInterrupt(void)

Enables the generation of PIT interrupts. An interrupt occurs when the PIT register contains a value of 1, and is then decremented. This function does not return a value. XExc\_Init() must be called, the PIT interrupt handler must be registered, and exceptions must be enabled before calling this function.

#### Example:

```
XTime_PITEnableInterrupt();
```

#### void XTime\_PITDisableInterrupt(void)

Disables the generation of PIT interrupts. It does not return a value.

#### Example:

```
XTime_PITDisableInterrupt();
```

#### void XTime PITEnableAutoReload(void)

Enables the auto-reload function of the PIT Register. When auto-reload is enabled the PIT Register is automatically reloaded with the last value loaded by calling the <code>XTime\_PITSetInterval()</code> function when the PIT Register contains a value of 1 and is decremented. When auto-reload is enabled, the PIT Register never contains a value of 0. This function does not return a value.

#### Example:

```
XTime_PITEnableAutoReload();
```

#### void XTime\_PITDisableAutoReload(void)

Disables the auto-reload feature of the PIT Register. When auto-reload is disabled the PIT decrements from 1 to 0. If it contains a value of 0 it stops decrementing until it is loaded with a non-zero value. This function does not return a value.

#### Example:

```
XTime_PITDisableAutoReload();
```

#### void XTime\_PITClearInterrupt(void)

Clears PIT-Interrupt-Status bit in the Timer-Status Register. This bit specifies whether a PIT interrupt occurred. You must call this function in your interrupt-handler to clear the Status bit, otherwise another PIT interrupt occurs immediately after exiting the interrupt handler function. This function does not return a value. Calling this function is equivalent to calling <code>XTime\_TSRClearStatusBits(XREG\_TSR\_PIT\_INTERRUPT\_STATUS)</code>.

#### Example:

```
XTime_PITClearInterrupt();
```



#### void XTime\_FITEnableInterrupt(void)

Enable Fixed Interval Timer (FIT) interrupts.

#### Example:

```
XTime_FITEnableInterrupt();
```

#### void XTime\_FITDisableInterrupt(void)

Disable Fixed Interval Timer (FIT) interrupts.

#### Example:

```
XTime_FITDisableInterrupt();
```

#### void XTime\_FITClearInterrupt(void)

Clear Fixed Interval Timer (FIT) interrupt status bit. This function is equivalent to calling XTime\_TSRClearStatusBits(XREG\_TSR\_FIT\_INTERRUPT\_STATUS).

#### Example:

```
XTime_FITDisableInterrupt();
```

## void XTime\_FITSetPeriod(unsigned long Period)

Set the Fixed Interval Timer (FIT) Period value. This value can be one of the following:

- XREG TCR FIT PERIOD 11 (2^21 clocks)
- XREG\_TCR\_FIT\_PERIOD\_10 (2^17 clocks)
- XREG\_TCR\_FIT\_PERIOD\_01 (2^13 clocks)
- XREG TCR FIT PERIOD 00 (2^9 clocks)

These values are defined in xreg405.h

#### Example:

```
XTime_FITSetPeriod(XREG_TCR_FIT_PERIOD_11);
```

# void XTime\_WDTEnableInterrupt(void)

Enable Watchdog Timer (WDT) interrupts.

#### Example:

```
XTime_WDTEnableInterrupt();
```

#### void XTime\_WDTDisableInterrupt(void)

Disable Watchdog Timer (WDT) interrupts.

#### Example:

XTime\_WDTDisableInterrupt();



#### void XTime\_WDTClearInterrupt(void)

Clear Watchdog Timer (WDT) interrupt status bit. Calling this function is equivalent to calling XTime\_TSRClearStatusBits(XREG\_TSR\_WDT\_INTERRUPT\_STATUS).

#### Example:

```
XTime_WDTClearInterrupt();
```

void XTime\_WDTSetPeriod(unsigned long Period)

Set the period for a Watchdog Timer (WDT) event.

#### Example:

```
XTime_WDTSetPeriod(0x10000);
```

void XTime\_WDTResetControl(unsigned long ControlVal)

Specify the type of reset that occurs as a result of a Watchdog Timer (WDT) event.

The control value may be one of the following:

- XREG\_WDT\_RESET\_CONTROL\_11 (System reset)
- XREG\_WDT\_RESET\_CONTROL\_10 (Chip reset)
- XREG\_WDT\_RESET\_CONTROL\_01 (processor reset)
- XREG\_WDT\_RESET\_CONTROL\_00 (no reset)

These values are defined in xreg405.h

#### Example:

```
XTime_WDTResetControl (XREG_WDT_RESET_CONTROL_11);
```

#### void XTime\_WDTEnableNextWatchdog(void)

Enables Watchdog Timer (WDT) event.

#### Example:

```
XTime_WDTEnableNextWatchdog ();
```

#### void XTime\_WDTClearResetStatus(void)

Clear Watchdog Timer (WDT) reset status bits.

#### Example:

```
XTime_WDTClearResetStatus ();
```



```
unsigned int usleep (unsigned int _useconds)
```

Delays the execution of a program by \_\_useconds microseconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined. The default value of this variable is 400 MHz. This value can be overwritten in the Microprocessor Software Specification (MSS) file as follows:

```
BEGIN PROCESSOR

PARAMETER HW_INSTANCE = PPC405_i

PARAMETER DRIVER_NAME = cpu_ppc405

PARAMETER DRIVER_VER = 1.00.a

PARAMETER CORE_CLOCK_FREQ_HZ = 20000000

END
```

The xparameters.h file can be modified with the correct value also, as follows:

```
#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 20000000
```

```
unsigned int sleep(unsigned int _seconds)
```

Delays the execution of a program by what is specified in \_seconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined. The default value of this variable is 400 MHz. This value can be overwritten in the Microprocessor Software Specification (MSS) file as follows:

```
BEGIN PROCESSOR

PARAMETER HW_INSTANCE = PPC405_i

PARAMETER DRIVER_NAME = cpu_ppc405

PARAMETER DRIVER_VER = 1.00.a

PARAMETER CORE_CLOCK_FREQ_HZ = 20000000

END
```

The file xparameters. h can also be modified with the correct value, as follows:

```
#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 20000000
```

The nanosleep() function in sleep.c is not implemented. It is a placeholder for linking applications against the C library, and returns zero.

# PowerPC 405 Processor Fast Simplex Link Interface Macros

Standalone includes macros to provide convenient access to accelerators connected to the PowerPC 405 processor Auxiliary Processing Unit (APU) over the FSL interfaces.

### PowerPC 405 Processor Fast Simplex Link Interface Macro Summary

The following is a linked list the macros; click on a macro name to go to the description.

```
getfsl(val, id)
putfsl(val, id)
getfsl_interruptible(val, id)
ngetfsl(val, id)
ngetfsl(val, id)
putfsl_interruptible(val, id)
putfsl_interruptible(val, id)
cgetfsl(val, id)
cgetfsl(val, id)
cputfsl_interruptible(val, id)
cputfsl_interruptible(val, id)
cputfsl(val, id)
fsl_isinvalid(invalid)
ncgetfsl(val, id)
fsl_iserror(error)
```



#### PowerPC 405 Processor FSL Interface Macro Descriptions

In the macros, val refers to a variable in your program that can be the source or sink of the FSL operation. You must include the fsl.h header file in your source files to make these macros available.

#### getfsl(val, id)

Performs a blocking data get function on an input FSL interface; id is the FSL identifier in the range of 0 to 31. This macro is interruptible.

#### putfsl(val, id)

Performs a blocking data put function on an output FSL interface; *id* is the FSL identifier in the range of 0 to 31. This macro is interruptible.

#### ngetfsl(val, id)

Performs a non-blocking data get function on an input FSL interface; *id* is the FSL identifier in the range of 0 to 31.

#### nputfsl(val, id)

Performs a non-blocking data put function on an output FSL interface; id is the FSL identifier in the range of 0 to 31.

#### cgetfsl(val, id)

Performs a blocking control get function on an input FSL interface; *id* is the FSL identifier in the range of 0 to 31. This macro is interruptible.

#### cputfsl(val, id)

Performs a blocking control put function on an output FSL interface; id is the FSL identifier in the range of 0 to 31. This macro is interruptible.

#### ncgetfsl(val, id)

Performs a non-blocking control get function on an input FSL interface; id is the FSL identifier in the range of 0 to 31.

#### ncputfsl(val, id)

This macro performs a non-blocking data control function on an output FSL interface; id is the FSL identifier in the range of 0 to 31.

#### getfsl\_interruptible(val, id)

This macro is aliased to getfsl(val,id).



#### putfsl\_interruptible(val, id)

This macro is aliased to putfsl(val,id).

# cgetfsl\_interruptible(val, id)

This macro is aliased to cgetfsl (val, id).

#### cputfsl\_interruptible(val, id)

This macro is aliased to cputfsl (val, id).

#### fsl\_isinvalid(invalid)

Checks to determine if the last FSL operation returned valid data. This macro is applicable after invoking a non-blocking FSL put or get instruction. If there was no data on the FSL channel on a get, or if the FSL channel was full on a put, then invalid is set to 1; otherwise, invalid is set to 0.

#### fsl\_iserror(error)

Checks to determine if the last FSL operation set an error flag. This macro is applicable after invoking a control FSL put or get instruction. If the control bit was set error is set to 1; otherwise, it is set to 0.

#### PowerPC 405 Processor Pseudo-asm Macro

Standalone includes macros to provide convenient access to various registers on the PowerPC 405 processor. You must include the header file xpseudo\_asm.h in your source code to use these APIs.

#### PowerPC 405 Processor Pseudo-asm Macro Summary

The following is a linked list of the Pseudo-asm Macros; click on a macro name to go to the description.

| mfgpr(rn)    | icbi(adr)   | lbz(adr)        |
|--------------|-------------|-----------------|
| mfspr(rn)    | icbt(adr)   | lhz(adr)        |
| mfmsr()      | isync       | lwz(adr)        |
| mfdcr(rn)    | dccci(adr)  | stb(adr,val)    |
| mtdcr(rn,v)  | dcbi(adr)   | sth(adr,val)    |
| mtevpr(addr) | dcbst(adr)  | stw(adr,val)    |
| mtspr(rn,v)  | dcbf(adr)   | lhbrx(adr)      |
| mtgpr(rn,v)  | dcread(adr) | lwbrx(adr)      |
| iccci        | eieio       | sthbrx(adr,val) |
|              | sync        | stwbrx(adr,val) |

#### PowerPC 405 Processor Pseudo-asm Macro Descriptions

#### mfgpr(rn)

Return value from GPR rn.



#### mfspr(rn)

Return the current value of the special purpose register (SPR) rn.

#### mfmsr()

Return value from MSR.

#### mfdcr(rn)

Return value from the device control register (DCR) rn.

#### mtdcr(rn, v)

Move the value v to DCR rn.

#### mtevpr(addr)

Move the value addr to the exception vector prefix register (EVPR).

#### mtspr(rn, v)

Move the value v to SPR rn.

#### $\mathbf{mtgpr}(rn, v)$

Move the value v to GPR rn.

#### iccci

Invalidate the instruction cache congruence class (entire cache).

#### icbi(adr)

Invalidate the instruction cache block at effective address adr.

#### icbt (adr)

Touch the instruction cache block at effective address adr.

#### isync

Execute the isync instruction.

#### dccci (adr)

Invalidate the data cache congruence class represented by effective address adr.

# dcbi(adr)

Invalidate the data cache block at effective address adr.



#### dcbst (adr)

Store the data cache block at effective address adr.

#### dcbf (adr)

Flush the data cache block at effective address adr.

#### dcread (adr)

Read from data cache address adr.

#### eieio

Execute the eieio instruction.

#### sync

Execute the sync instruction.

#### **1bz** (*adr*)

Execute a load and return the byte value from address adr.

#### **1hz** (*adr*)

Execute a load and return the word half-word value from address adr.

#### lwz (adr)

Execute a load and return the word value from address adr.

### stb(adr, val)

Store the byte value in val into address adr.

#### **sth**(adr, val)

Store the half-word value in *val* into address *adr*.

# stw(adr, val)

Store the word value in val into address adr.

#### 1hbrx(adr)

Execute a Load Halfword Byte-Reversed Indexed instruction on effective address adr and return the value.



#### lwbrx(adr)

Execute a Load Word Byte-Reversed Indexed instruction on effective address <code>adr</code> and return the value.

#### sthbrx(adr, val)

Execute a Store Halfword Byte-Reversed Indexed instruction on effective address adx, on value val.

#### stwbrx(adr, val)

Execute a Store Word Byte-Reversed Indexed instruction on effective address *adx*, on value *va1*.

# PowerPC 405 Macros for APU FCM User-Defined Instructions

Macros are provided for using the user-defined instructions supported by the PowerPC 405 APU Fabric Coprocessor Module (FCM). There are a total of 16 user-defined instruction mnemonics provided: eight for instructions that modify the Condition Register (CR) and eight for the instructions that do not modify the CR. Because the meaning of the operands that these instructions take can be dynamically redefined, macros are provided for all combinations of operands. The user program must use the macros appropriately, in conjunction with higher level program flow.

#### **UDI**< n > FCM(a, b, c, fmt)

Inserts the mnemonic for user-defined fcm instruction n (that does not modify CR) into the user program. The user defined instruction, has a, b, c as operands to it in that order. The way the operands are interpreted by the compiler, is determined by the format specifier given by fmt. The format specifier is explained further below. n can range from 0 to 7. The mnemonic inserted is, udi < n > fcm.

Inserts the mnemonic for user-defined fcm instruction (that modifies CR) n into the user program. The user-defined instruction has a, b, c as operands to it in that order. The way the operands are interpreted by the compiler, is determined by the format specifier fmt. Table 6 lists the format specifier identifiers and descriptions. The value for n > 1 has a range of 0 to 7. The mnemonic syntax is n < 1 (note the period at the end).

Table 6: Format Specifier for UDI Instructions

| Identifier      | Meaning   |
|-----------------|---|
| FMT_GPR_GPR_GPR | Operands a, b, and c are general purpose registers  |
| FMT_GPR_GPR_IMM | Operands a and b are general purpose registers.  Operand c is an immediate value representing an immediate constant or an FCM register  |
| FMT_GPR_IMM_IMM | Operand a is a general purpose register.  Operands b and c are immediate values representing an immediate constant or an FCM register   |
| FMT_IMM_GPR_GPR | Operands b and c are general purpose registers.  Operand a is an immediate value representing an immediate constant or an FCM register. |



Table 6: Format Specifier for UDI Instructions (Cont'd)

| Identifier      | Meaning   |
|-----------------|---|
| FMT_IMM_IMM_GPR | Operand ${\tt c}$ is a general purpose register. Operands ${\tt a}$ and ${\tt b}$ are immediate values representing an immediate constant or an FCM register. |
| FMT_IMM_IMM_IMM | All three operands are immediate values representing an immediate constant or an FCM register.  |

# Processor API

Standalone contains boot code, cache, file and memory management, configuration, exception handling, time and processor-specific include functions.

The following lists the PowerPC 440 processor API sections. To go to a function section, click the name.

- PowerPC 440 Processor Boot Code
- PowerPC 440 Processor Cache Functions
- PowerPC 440 Processor Exception Handling
- PowerPC 440 Processor Errno Function
- PowerPC 440 Processor Memory Management
- PowerPC 440 Process Functions
- PowerPC 440 Processor-Specific Include Files
- PowerPC 440 Processor Time Functions

The following subsections describe the PowerPC 440 processor functions by type.

#### PowerPC 440 Processor Boot Code

The boot. S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. Code in the boot. S consists of the two sections boot and boot0.

The boot section contains only one instruction that is labeled with \_boot. During the link process, this instruction is mapped to the reset vector and the \_boot label marks the entry point of the application. The boot instruction is a jump to the \_boot0 label, and it is defined in the boot0 section.

Upon reset of the 440 core, only the 4 kB program memory page, located at the end of the 32-bit effective address space (which starts at 0xFFFFF000), is mapped into the MMU of the processor.

The .boot0 section contains instructions that initialize the TLBs in the MMU such that the entire 4 GB address space is mapped transparently for both I and D side:

- The I-side TLB entries have address space identifier set to 0.
- The D-side TLB entries have address space identifier set to 1.

The .boot0 section is located at address 0xFFFFF00 which is within the initially mapped region of memory.

Apart from mapping TLBs, the code in boot0 also invalidates the I and D caches. Other core registers such as CCR01, CCR1, and MSR are initialized. MSR[DS] is set to 1 to partition data side translations to address space 1. Finally, the code in the boot0 section calculates the 32-bit address of the \_start label and jumps to that address.



# **PowerPC 440 Processor Cache Functions**

The xcache\_1.c file and the corresponding xcache\_1.h include file provide access to the following cache and cache-related operations.

# **PowerPC 440 Processor Cache Function Summary**

The following are links to the function descriptions. Click on the name to go to that function.

```
void XCache_WriteCCR0(unsigned int val)
void XCache_EnableDCache(unsigned int regions)
void XCache_DisableDCache(void)
void XCache_FlushDCacheLine(unsigned int adr)
void XCache_InvalidateDCacheLine(unsigned int adr)
void XCache_FlushDCacheRange(unsigned int adr, unsigned len)
void XCache_InvalidateDCacheRange(unsigned int adr, unsigned len)
void XCache_StoreDCacheLine(unsigned int adr)
void XCache_EnablelCache(unsigned int regions)
void XCache_DisablelCache(void)
void XCache_InvalidatelCache(void)
void XCache_InvalidatelCacheLine(unsigned int adr)
void XCache_TouchlCacheBlock(unsigned int adr)
```

#### **PowerPC 440 Processor Cache Function Descriptions**

```
void XCache_WriteCCR0 (unsigned int val)
```

Writes an integer value to the CCR0 register. Below is a sample code sequence. Before writing to this register, the instruction cache must be enabled to prevent a lockup of the processor core. After writing the CCR0, the instruction cache can be disabled, if not needed.

```
\label{localization} $$ XCache\_EnableICache(0x80000000) /* enable instruction cache for first 256 MB memory region */ $$ XCache\_WriteCCR0(0x00100000) /* Disable APU instruction broadcast */ $$ XCache\_DisableICache() /* disable instruction cache */ $$ $$
```

#### void XCache\_EnableDCache(unsigned int regions)

Enables the data cache for a specific memory region. Each pair of adjacent bits in the regions parameter represents 256 MB of memory. Setting either bit in the pair to 1 will enable caching for a particular 256 MB memory region.

#### For example:

- A value of 0x80000000 or 0x40000000 or 0xC0000000 enables the data cache for the first 256 MB of memory (0 - 0x07FFFFFF).
- A value of 0x1 or 0x2 or 0x3 enables the data cache for the last 256 MB of memory (0xF0000000 - 0xFFFFFFFF).

**Note:** if you are migrating software from a PowerPC 405 processor design, be aware that each bit enables 128 MB more of memory for caching.

# void XCache\_DisableDCache(void)

Disables the data cache for all memory regions.



#### void XCache\_FlushDCacheLine(unsigned int adr)

Flushes and invalidates the data cache line that contains the address specified by the *adr* parameter. A subsequent data access to this address results in a cache miss and a cache line refill.

#### void XCache\_InvalidateDCacheLine (unsigned int adr)

Invalidates the data cache line that contains the address specified by the <code>adr</code> parameter. If the cache line is currently dirty, the modified contents are lost and are **not** written to system memory. A subsequent data access to this address results in a cache miss and a cache line refill.

#### void **XCache\_FlushDCacheRange** (unsigned int adr, unsigned len)

Flushes and invalidates the data cache lines that are described by the address range starting from adr and len bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

# void XCache\_InvalidateDCacheRange(unsigned int adr, unsigned len)

Invalidates the data cache lines that are described by the address range starting from adr and len bytes long. If a cache line is currently dirty, the modified contents are lost and are *not* written to system memory. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

#### void XCache\_StoreDCacheLine(unsigned int adr)

Stores in memory the data cache line that contains the address specified by the <code>adr</code> parameter. A subsequent data access to this address results in a cache hit if the address was already cached; otherwise, it results in a cache miss and cache line refill.

#### void XCache\_EnableICache(unsigned int regions)

Enables the instruction cache for a specific memory region. Each pair of adjacent bits in the regions parameter represents 256 MB of memory. Setting either bit in the pair to 1 will enable caching for a particular 256 MB memory region. For example, a value of 0x80000000 or 0x40000000 or 0xC0000000 enables the instruction cache for the first 256 MB of memory (0 - 0xFFFFFFF). A value of 0x1 or 0x2 or 0x3 enables the instruction cache for the last 256 MB of memory (0xF0000000 - 0xFFFFFFF).

**Note:** If you are migrating software from PowerPC 405, be aware that each bit enables 128 MB more of memory for caching.

#### void XCache\_DisableICache(void)

Disables the instruction cache for all memory regions.

#### void XCache\_InvalidateICache(void)

Invalidates the whole instruction cache. Subsequent instructions produce cache misses and cache line refills.



## void XCache\_InvalidateICacheLine(unsigned int adr)

Invalidates the instruction cache line that contains the address specified by the adr parameter. A subsequent instruction to this address produces a cache miss and a cache line refill.

#### void XCache\_TouchICacheBlock(unsigned int adr)

Fetches an instruction cache block(line) into the cache, if the input address points to a cacheable instruction region.

# PowerPC 440 Processor Exception Handling

An exception handling API is provided in Standalone.

Exception handlers do not automatically reset (disable) the wait state enable bit in the MSR when returning to user code. You can force exception handlers to reset the Wait-Enable bit to zero on return from all exceptions by compiling Standalone with the preprocessor symbol PPC440\_RESET\_WE\_ON\_RFI defined. You can add this to the compiler flags associated with the libraries. This pre-processor define turns the behavior on.

The exception handling API consists of a set of the files xvectors.S, xexception\_1.c, and the corresponding header file xexception\_1.h.

For additional information on interrupt handing, refer to the "Interrupt Management" appendix in the *Embedded System Tools Reference Manual (UG111)*, available in the <code>/doc directory</code> of your SDK installation.

## PowerPC 440 Processor Exception Handling Function Summary

The following table provides a summary of the PowerPC 440 exception handling functions. Click on a function name to go to the description.

```
void XExc_Init(void)
```

void XExc RegisterHandler(Xuint8 ExceptionId, XExceptionHandler Handler, void \*DataPtr)

void XExc RemoveHandler(Xuint8 ExceptionId)

void XExc mEnableExceptions (EnableMask)

void XExc\_mDisableExceptions (DisableMask)

## PowerPC 440 Processor Exception Handling Function Descriptions

#### void XExc Init(void)

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value.

This function must be called before registering any exception handlers or enabling any interrupts. When using the exception handler API, this function should be called at the beginning of your main() routine.



Registers an exception handler for a specific exception; does not return a value. Refer to Table 7, page 38 for a list of exception types and their values. The parameters are as follows:

- ExceptionId is of parameter type Xuint8, and is the exception to which this handler should be registered. The type and the values are defined in the xexception\_1.h header file.
- Handler is an XExceptionHandler parameter which is the pointer to the exception handling function
- DataPtr is of parameter type void \* and is the user value to be passed when the handling function is called

| Table | 7: | Registered | Exception | <b>Types</b> | and | Values |
|-------|----|------------|-----------|--------------|-----|--------|
|       |    |            |           |              |     |        |

| Exception Type                   | Value |
|----------------------------------|-------|
| XEXC_ID_CRITICAL_INT             | 0     |
| XEXC_ID_MACHINE_CHECK            | 1     |
| XEXC_ID_DATA_STORAGE_INT         | 2     |
| XEXC_ID_INSTRUCTION_STORAGE_INT  | 3     |
| XEXC_ID_NON_CRITICAL_INT         | 4     |
| XEXC_ID_ALIGNMENT_INT            | 5     |
| XEXC_ID_PROGRAM_INT              | 6     |
| XEXC_ID_FPU_UNAVAILABLE_INT      | 7     |
| XEXC_ID_SYSTEM_CALL              | 8     |
| XEXC_ID_APU_AVAILABLE            | 9     |
| XEXC_ID_DEC_INT                  | 10    |
| XEXC_ID_FIT_INT                  | 11    |
| XEXC_ID_WATCHDOG_TIMER_INT       | 12    |
| XEXC_ID_DATA_TLB_MISS_INT        | 13    |
| XEXC_ID_INSTRUCTION_TLB_MISS_INT | 14    |
| XEXC_ID_DEBUG_INT                | 15    |

The function provided as the <code>Handler</code> parameter must have the following function prototype:

```
typedef void (*XExceptionHandler)(void * DataPtr);
```

This prototype is declared in the xexception\_1.h header file.

When this exception handler function is called, the parameter <code>DataPtr</code> contains the same value as you provided when you registered the handler.

void XExc\_RemoveHandler(Xuint8 ExceptionId)

De-register a handler function for a given exception. For possible values of parameter *ExceptionId*, refer to Table 7, page 38.

38 <u>www.xilinx.com</u> UG647 March 20, 2013



```
void XExc_mEnableExceptions (EnableMask)
```

Enable exceptions. This macro must be called after initializing the vector table with the  $\texttt{XExc\_Init}$  function and registering exception handlers with the  $\texttt{XExc\_RegisterHandler}$  function.

The parameter <code>EnableMask</code> is a bitmask for exceptions to be enabled. The <code>EnableMask</code> parameter can have the following values: <code>XEXC\_CRITICAL</code>, <code>XEXC\_NON\_CRITICAL</code>, <code>XEXC\_DEBUG</code>, <code>XEXC\_MACHINE\_CHECK</code>, or <code>XEXC\_ALL</code>.

```
void XExc_mDisableExceptions (DisableMask)
```

Disable exceptions. The parameter <code>DisableMask</code> is a bitmask for exceptions to be disabled. The <code>DisableMask</code> parameter can have the following values: <code>XEXC\_CRITICAL</code>, <code>XEXC\_NON\_CRITICAL</code>, <code>XEXC\_DEBUG</code>, <code>XEXC\_MACHINE\_CHECK</code>, or <code>XEXC\_ALL</code>.

# PowerPC 440 Processor File Support

File support is limited to the stdin and stdout streams; consequently, the following functions are not necessary:

- open() (in open.c)
- close() (in close.c)
- fstat() (in fstat.c)
- unlink() (in unlink.c)
- lseek() (in lseek.c)

These files are included for completeness and because they are referenced by the C library.

# PowerPC 440 Processor File Support Function Descriptions

```
int read(int fd, char *buf, int nbytes)
```

The read() function in read.c reads nbytes bytes from the standard input by calling inbyte(). It blocks until all characters are available, or the end of line character is read. The read() function returns the number of characters read. The fd parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes *nbytes* bytes to the standard output by calling outbyte(). It blocks until all characters have been written. The write() function returns the number of characters written. The fd parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, Because only the stdin and stdout streams are supported.

```
int fcntl (int fd, int cmd, -long arg)
```

A dummy implementation of fcnt1, which always returns 0. fcnt1 is intended to manipulate file descriptors according to the command specified by cmd. Because Standalone does not provide a file system, this function is not used.



## PowerPC 440 Processor Errno Function

int errno( )

Returns the global value of errno as set by the last C library call.

# **PowerPC 440 Processor Memory Management**

char \*sbrk(int nbytes)

Allocates nbytes of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

#### PowerPC 440 Process Functions

The functions getpid() in getpid.c and kill() in kill.c are included for completeness and because they are referenced by the C library.

# PowerPC 440 Processor-Specific Include Files

The xreg440.h include file contains the register numbers and the register bits for the PowerPC 440 processor.

The xpseudo-asm.h include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation.

These inline assembler instructions can be used from drivers and user applications written in C.

# **PowerPC 440 Processor Time Functions**

The  $xtime_1.c$  file and corresponding  $xtime_1.h$  include file provide access to the 64-bit time base counter as well as the decrementer, FIT and WDT timers inside the PowerPC 440 core. The 64-bit time base counter increases by one at every processor cycle.

The sleep.c file and corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops.



## **PowerPC 440 Processor Time Function Summary**

The PowerPC 440 processor time functions are summarized in the following table. Click on the function name to go to the description.

```
typedef unsigned long long XTime
void XTime SetTime(XTime xtime)
void XTime GetTime(XTime *xtime)
void XTime TSRClearStatusBits(unsigned long Bitmask)
void XTime_DECSetInterval(unsigned long interval);
void XTime DECEnableInterrupt(void);
void XTime_DECDisableInterrupt(void)
void XTime_DECEnableAutoReload(void)
void XTime DECDisableAutoReload(void)
void XTime_DECClearInterrupt(void)
void XTime FITEnableInterrupt(void)
void XTime_FITDisableInterrupt(void)
void XTime_FITClearInterrupt(void)
void XTime FITSetPeriod(unsigned long Period)
void XTime WDTEnableInterrupt(void)
void XTime_WDTDisableInterrupt(void)
void XTime WDTClearInterrupt(void)
void XTime_WDTSetPeriod(unsigned long Period)
void XTime_WDTResetControl(unsigned long ControlVal)
void XTime WDTEnableNextWatchdog(void)
void XTime WDTClearResetStatus(void)
unsigned int usleep(unsigned int useconds)
unsigned int sleep(unsigned int _seconds)
int nanosleep(const struct timespec *rqtp, struct timespec *rmtp)
```

# **PowerPC 440 Processor Time Function Descriptions**

```
typedef unsigned long long XTime
```

The **xTime** type in xtime\_1.h represents the Time Base register. This struct consists of the Time Base Low (TBL) and Time Base High (TBH) registers, each of which is a 32-bit wide register.

The definition of XTime is as follows:

```
typedef unsigned long long XTime;
```

```
void XTime_SetTime(XTime xtime)
```

Sets the time base register to the value in xtime.

```
void XTime_GetTime(XTime *xtime)
```

Writes the current value of the time base register to variable xtime.



# void XTime\_TSRClearStatusBits(unsigned long Bitmask)

Clears bits in the Timer Status Register (TSR). The parameter Bitmask designates the bits to be cleared. A value of 1 in any position of the Bitmask parameter clears the corresponding bit in the TSR. This function does not return a value.

#### Example:

XTime\_TSRClearStatusBits(XREG\_TSR\_CLEAR\_ALL);

Table 8 contains the values for the bitmask parameters that are specified in the xreg440.h header file.

Table 8: Bitmask Parameter Values

| Name                              | Value      | Description   |
|-----------------------------------|------------|---|
| XREG_TSR_WDT_ENABLE_NEXT_WATCHDOG | 0x80000000 | Clearing this bit disables the watchdog timer event.  |
| XREG_TSR_WDT_INTERRUPT_STATUS     | 0x40000000 | Clears the Watchdog Timer Interrupt Status bit.   |
|                                   |            | This bit is set after a watchdog interrupt occurs.  |
| XREG_TSR_WDT_RESET_STATUS_00      | 0x00000000 | Clears the Watchdog Timer Reset Status bits.  |
|                                   |            | The bit combination specifies the type of reset that occurred as a result of a watchdog timer event.        |
| XREG_TSR_WDT_RESET_STATUS_01      | 0x10000000 | Clears the Watchdog Timer Reset Status bits.  |
|                                   |            | The bit combination specifies the type of reset that occurred as a result of a watchdog timer event.        |
| XREG_TSR_WDT_RESET_STATUS_10      | 0x20000000 | Clears the Watchdog Timer Reset Status bits.  |
|                                   |            | The bit combination specifies the type of reset that occurred as a result of a watchdog timer event.        |
| XREG_TSR_WDT_RESET_STATUS_11      | 0x30000000 | Clears the Watchdog Timer Reset Status bits.  |
|                                   |            | The bit combination specifies the type of reset that occurred as a result of a watchdog timer event.        |
| XREG_TSR_DEC_INTERRUPT_STATUS     | 0x08000000 | Clears the Decrementer (DEC) Status bit. This bit is set after a decrementer interrupt occurrence.          |
| XREG_TSR_FIT_INTERRUPT_STATUS     | 0x04000000 | Clears the Fixed Interval Timer<br>Status (FIT) bit. This bit is set after<br>a FIT interrupt has occurred. |
| XREG_TSR_CLEAR_ALL                | 0xFFFFFFF  | Clears all bits in the TSR.   |
|                                   |            | After a Reset, the content of the TSR is not specified.   |
|                                   |            | Use this bitmask to clear all bits in the TSR.  |



## void XTime\_DECSetInterval(unsigned long interval);

Loads a new value into the Decrementer Register. This register is a 32-bit decrementing counter clocked at the same frequency as the time-base register. Depending on the AutoReload setting the Decrementer is automatically reloaded with the last written value or must be reloaded manually. This function does not return a value.

#### Example:

```
XTime_DECSetInterval(0x00ffffff);
```

## void XTime\_DECEnableInterrupt(void);

Enables the generation of Decrementer interrupts. An interrupt occurs when the DEC register contains a value of 1, and is then decremented. This function does not return a value. XExc\_Init() must be called, the Decrementer interrupt handler must be registered, and exceptions must be enabled before calling this function.

#### Example:

```
XTime_DECEnableInterrupt();
```

#### void XTime\_DECDisableInterrupt(void)

Disables the generation of Decrementer interrupts. It does not return a value.

#### Example:

```
XTime_DECDisableInterrupt();
```

#### void XTime\_DECEnableAutoReload(void)

Enables the auto-reload function of the Decrementer Register. When auto-reload is enabled the Decrementer Register is automatically reloaded with the last value loaded by calling the <code>XTime\_DECSetInterval()</code> function when the Decrementer Register contains a value of 1 and is decremented. When auto-reload is enabled, the Decrementer Register never contains a value of 0. This function does not return a value.

#### Example:

```
XTime_DECEnableAutoReload();
```

#### void XTime DECDisableAutoReload(void)

Disables the auto-reload feature of the Decrementer Register. When auto-reload is disabled the Decrementer decrements from 1 to 0. If it contains a value of 0 it stops decrementing until it is loaded with a non-zero value. This function does not return a value.

# Example:

```
XTime_DECDisableAutoReload();
```



#### void XTime\_DECClearInterrupt(void)

Clears Decrementer Interrupt-Status bit in the Timer-Status Register. This bit specifies whether a Decrementer interrupt occurred. You must call this function in your interrupt-handler to clear the Status bit, otherwise another Decrementer interrupt occurs immediately after exiting the interrupt handler function.

This function does not return a value. Calling this function is equivalent to calling XTime\_TSRClearStatusBits(XREG\_TSR\_DEC\_INTERRUPT\_STATUS).

#### Example:

```
XTime_DECClearInterrupt();
```

## void XTime\_FITEnableInterrupt(void)

Enable Fixed Interval Timer (FIT) interrupts.

#### Example:

```
XTime_FITEnableInterrupt();
```

## void XTime\_FITDisableInterrupt(void)

Disable Fixed Interval Timer (FIT) interrupts.

#### Example:

```
XTime_FITDisableInterrupt();
```

#### void XTime\_FITClearInterrupt(void)

Clear Fixed Interval Timer (FIT) interrupt status bit. This function is equivalent to calling XTime TSRClearStatusBits(XREG TSR FIT INTERRUPT STATUS).

#### Example:

```
XTime_FITDisableInterrupt();
```

# void XTime\_FITSetPeriod(unsigned long Period)

Set the Fixed Interval Timer (FIT) Period value. This value can be one of the following:

- XREG\_TCR\_FIT\_PERIOD\_11 (2^21 clocks)
- XREG\_TCR\_FIT\_PERIOD\_10 (2^17 clocks)
- XREG\_TCR\_FIT\_PERIOD\_01 (2^13 clocks)
- XREG\_TCR\_FIT\_PERIOD\_00 (2^9 clocks)

These values are defined in xreg440.h

#### Example:

```
XTime_FITSetPeriod(XREG_TCR_FIT_PERIOD_11);
```



#### void XTime\_WDTEnableInterrupt(void)

Enable Watchdog Timer (WDT) interrupts.

#### Example:

```
XTime_WDTEnableInterrupt();
```

# void XTime\_WDTDisableInterrupt(void)

Disable Watchdog Timer (WDT) interrupts.

#### Example:

```
XTime_WDTDisableInterrupt();
```

#### void XTime\_WDTClearInterrupt(void)

Clear Watchdog Timer (WDT) interrupt status bit. Calling this function is equivalent to calling XTime\_TSRClearStatusBits(XREG\_TSR\_WDT\_INTERRUPT\_STATUS).

#### Example:

```
XTime_WDTClearInterrupt();
```

# void XTime\_WDTSetPeriod(unsigned long Period)

Set the period for a Watchdog Timer (WDT) event.

## Example:

```
XTime_WDTSetPeriod(0x10000);
```

#### void XTime\_WDTResetControl(unsigned long ControlVal)

Specify the type of reset that occurs as a result of a Watchdog Timer (WDT) event.

The control value may be one of the following:

- XREG\_WDT\_RESET\_CONTROL\_11 (System reset)
- XREG\_WDT\_RESET\_CONTROL\_10 (Chip reset)
- XREG\_WDT\_RESET\_CONTROL\_01 (processor reset)
- XREG\_WDT\_RESET\_CONTROL\_00 (no reset)

These values are defined in xreq440.h.

# Example:

```
XTime_WDTResetControl (XREG_WDT_RESET_CONTROL_11);
```

# void XTime\_WDTEnableNextWatchdog(void)

Enables Watchdog Timer (WDT) event.

#### Example:

```
XTime_WDTEnableNextWatchdog ();
```



## void XTime\_WDTClearResetStatus(void)

Clear Watchdog Timer (WDT) reset status bits.

## Example:

```
XTime_WDTClearResetStatus ();
```

```
unsigned int usleep (unsigned int _useconds)
```

Delays the execution of a program by \_\_useconds microseconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined. The default value of this variable is 400 MHz. This value can be overwritten in the Microprocessor Software Specification (MSS) file as follows:

```
BEGIN PROCESSOR

PARAMETER HW_INSTANCE = PPC440_i

PARAMETER DRIVER_NAME = cpu_ppc440

PARAMETER DRIVER_VER = 1.00.a

PARAMETER CORE_CLOCK_FREQ_HZ = 20000000

END
```

The xparameters.h file can be modified with the correct value also, as follows:

```
#define XPAR_CPU_PPC440_CORE_CLOCK_FREQ_HZ 20000000
```

```
unsigned int sleep(unsigned int _seconds)
```

Delays the execution of a program by what is specified in \_seconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined. The default value of this variable is 400 MHz.

This value can be overwritten in the Microprocessor Software Specification (MSS) file as follows:

```
BEGIN PROCESSOR

PARAMETER HW_INSTANCE = PPC440_i

PARAMETER DRIVER_NAME = cpu_ppc440

PARAMETER DRIVER_VER = 1.00.a

PARAMETER CORE_CLOCK_FREQ_HZ = 20000000

END
```

The file xparameters.h can also be modified with the correct value, as follows:

```
#define XPAR_CPU_PPC440_CORE_CLOCK_FREQ_HZ 20000000
```

The nanosleep() function in sleep.c is not implemented. It is a placeholder for linking applications against the C library, and returns zero.



# Cortex A9 Processor API

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compilers.

The following lists the Cortex A9 Processor API sections. You can click on a link to go directly to the function section.

- Cortex A9 Processor Boot Code
- Cortex A9 Processor Cache Functions
- Cortex A9 Processor Exception Handling
- Cortex A9 Processor File Support
- Cortex A9 gcc Errno Function
- Cortex A9 gcc Memory Management
- Cortex A9 gcc Process Functions
- Cortex A9 Processor-Specific Include Files
- Cortex A9 Time Functions

The following subsections describe the functions by type.

# **Cortex A9 Processor Boot Code**

The boot.S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. It performs the following tasks.

- Invalidate L1 caches, TLBs, Branch Predictor Array, etc.
- Invalidate L2 caches and initialize L2 Cache Controller
- Enable caches and MMU
- Load MMU translation table base address into the TTB registers
- Enable NEON coprocessor

The boot code also starts the Cycle Counter and initializes the Static Memory Controller.

#### **Cortex A9 Processor Cache Functions**

The xil\_cache.c file and the corresponding xil\_cache.h header file provide access to the following cache and cache-related operations.

#### Cache Function Summary

The following are links to the function descriptions. Click on the name to go to that function.

void Xil\_DCacheEnable(void)

void Xil\_DCacheInvalidate(void)

void Xil\_DCacheInvalidateLine(unsigned int adr)

void Xil\_DCacheInvalidateRange(unsigned int adr, unsigned len)

void Xil\_DCacheFlush(void)

void Xil\_DCacheFlushLine(unsigned int adr)

void Xil\_DCacheFlushRange(unsigned int adr, unsigned len)

void Xil\_DCacheStoreLine(unsigned int adr)

void Xil\_ICacheEnable(void)

void Xil\_ICacheDisable(void)



```
void Xil_ICacheInvalidate(void)
void Xil_ICacheInvalidateLine(unsigned int adr)
void Xil_ICacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L1DCacheEnable(void)
void Xil_L1DCacheDisable(void)
void Xil_L1DCacheInvalidate(void)
void Xil_L1DCacheInvalidateLine(unsigned int adr)
void Xil_L2CacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L1DCacheFlush(void)
void Xil_L1DCacheFlushLine(unsigned int adr)
void Xil_L1DCacheFlushRange(unsigned int adr, unsigned len)
void Xil_L1DCacheStoreLine(unsigned int adr)
void Xil_L1ICacheEnable(void)
void Xil_ICacheDisable(void)
void Xil_ICacheInvalidate(void)
void Xil_L1ICacheInvalidateLine(unsigned int adr)
void Xil_L1lCacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L2CacheEnable(void)
void Xil_L2CacheDisable(void)
void Xil_L2CacheInvalidate(void)
void Xil_L2CacheInvalidateLine(unsigned int adr)
void Xil_L2CacheInvalidateRange(unsigned int adr, unsigned len)
void Xil_L2CacheFlush(void)
void Xil_L2CacheFlushLine(unsigned int adr)
void Xil_L2CacheFlushRange(unsigned int adr, unsigned len)
void Xil_L2CacheStoreLine(unsigned int adr)
```

## **Cache Function Descriptions**

#### void Xil\_DCacheEnable(void)

Enable the data caches.

#### void Xil\_DCacheInvalidate(void)

Invalidate the entire data cache.



## void Xil\_DCacheInvalidateLine(unsigned int adr)

Invalidate a data cache line. If the byte specified by adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

# void **Xil\_DCacheInvalidateRange** (unsigned int *adr*, unsigned *len*)

Invalidates the data cache lines that are described by the address range starting from adr and len bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

#### void Xil\_DCacheFlush(void)

Flush the entire Data cache.

## void Xil\_DCacheFlushLine(unsigned int adr)

Flush a Data cache line. If the byte specified by the address (adr) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated. A subsequent data access to this address results in a cache miss and a cache line refill.

## void Xil\_DCacheFlushRange (unsigned int adr, unsigned len)

Flushes the data cache lines that are described by the address range starting from adr and len bytes long. A subsequent data access to any address in this range results in a cache miss and a cache line refill.

#### void **Xil DCacheStoreLine** (unsigned int adr)

Store a Data cache line. If the byte specified by the adr is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

#### void Xil ICacheEnable(void)

Enable the instruction caches.

#### void Xil\_ICacheDisable(void)

Disable the instruction caches.

#### void Xil ICacheInvalidate(void)

Invalidate the entire instruction cache.

## void Xil\_ICacheInvalidateLine(unsigned int adr)

Invalidate an instruction cache line. If the instruction specified by the parameter adr is cached by the instruction cache, the cacheline containing that instruction is invalidated.

# void Xil\_ICacheInvalidateRange (unsigned int adr, unsigned len)

Invalidate the instruction cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

## void Xil\_L1DCacheEnable(void)

Enable the level 1 data cache.

#### void Xil\_L1DCacheDisable(void)

Disable the level 1 data cache.

## void Xil\_L1DCacheInvalidate(void)

Invalidate the level 1 data cache.

## void Xil\_L1DCacheInvalidateLine(unsigned int adr)

Invalidate a level 1 data cache line. If the byte specified by the adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

# void Xil\_L1DCacheInvalidateRange (unsigned int adr, unsigned len)

Invalidate the level 1 data cache for the given address range. If the bytes specified by the adr are cached by the sata cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

## void Xil\_L1DCacheFlush(void)

Flush the level 1 data cache.

#### void **Xil\_L1DCacheFlushLine**(unsigned int adr)

Flush a level 1 data cache line. If the byte specified by the adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.



void Xil\_L1DCacheFlushRange(unsigned int adr, unsigned
len)

Flush the level 1 data cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the written to system memory first before the before the line is invalidated.

#### void Xil\_L1DCacheStoreLine(unsigned int adr)

Store a level 1 data cache line. If the byte specified by the adr is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

## void Xil\_L1ICacheEnable(void)

Enable the level 1 instruction cache.

#### void Xil\_L1ICacheDisable(void)

Disable level 1 the instruction cache.

## void Xil\_L1ICacheInvalidate(void)

Invalidate the entire level 1 instruction cache.

## void Xil L1ICacheInvalidateLine(unsigned int adr)

Invalidate a level 1 instruction cache line. If the instruction specified by the parameter adr is cached by the instruction cache, the cacheline containing that instruction is invalidated.

# void Xil\_L1ICacheInvalidateRange(unsigned int adr, unsigned len)

Invalidate the level 1 instruction cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

#### void Xil\_L2CacheEnable(void)

Enable the L2 cache.

# void Xil\_L2CacheDisable(void)

Disable the L2 cache.

## void Xil\_L2CacheInvalidate(void)

Invalidate the L2 cache. If the byte specified by the adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

## void Xil\_L2CacheInvalidateLine(unsigned int adr)

Invalidate a level 2 cache line. If the byte specified by the adr is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

# void Xil\_L2CacheInvalidateRange (unsigned int adr, unsigned len)

Invalidate the level 2 cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are not written to system memory before the line is invalidated.

#### void Xil\_L2CacheFlush(void)

Flush the L2 cache. If the byte specified by the adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

#### void Xil\_L2CacheFlushLine(unsigned int adr)

Flush a level 1 cache line. If the byte specified by the adr is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

## void Xil\_L2CacheFlushRange (unsigned int adr, unsigned len)

Flush the level 2 cache for the given address range. If the bytes specified by the adr are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the written to system memory first before the before the line is invalidated.

#### void Xil\_L2CacheStoreLine(unsigned int adr)

Store a level 2 cache line. If the byte specified by the adr is cached by the data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

## void XL2cc\_EventCtrInit(int Event0, int Event1)

This function initializes the event counters in L2 Cache controller with a set of event codes specified by the user. Use the event codes defined by XL2CC\_\* in xl2cc\_counter.h to specify the events Event0 and Event1.

# void XL2cc\_EventCtrStart(void)

This function starts the event counters in L2 Cache controller.

## void XL2cc\_EventCtrStop(u32 \*EveCtr0, u32 \*EveCtr1)

This function disables the event counters in L2 Cache controller, saves the counter values to address pointed to by EveCtr0 and EveCtr1 and resets the counters.



# Cortex A9 Processor MMU Handling

The standalone BSP MMU handling API is implemented in file xil\_mmu.c and the corresponding header file xil\_mmu.h.

## **MMU Handling Function Summary**

The following function describes the available MMU handling API.

```
void Xil_SetTlbAttributes(u32 addr, u32 attrib)
```

This function changes the MMU attribute of the 1 MB address range in which the passed memory address "addr" falls.

The new MMU attribute is passed as an argument "attrib" to this API.

This API can be used to change attributes such as cacheability and shareability of a specified memory region.

# **Cortex A9 Processor Exception Handling**

The Standalone BSP provides an exception handling API. For details about the exceptions and interrupts on ARM Cortex-A9 processor, refer to "Exceptions" under the chapter "The System Level Programmers' Model" in the ARM Architecture Reference Manual ARMv7-A and ARMv-7R edition.

The exception handling API is implemented in a set of the files - asm\_vectors.S, vectors.c, xil\_exception.c, and the corresponding header files vectors.h and xil\_exception.h.

## **Exception Handling Function Summary**

The following are links to the function descriptions. Click on the name to go to that function.

void Xil ExceptionInit(void)

void Xil\_ExceptionRegisterHandler (Xuint8 ExceptionId, XExceptionHandler Handler, void \*DataPtr)

void Xil\_ExceptionRemoveHandler(u32 Id)

void Xil ExceptionEnableMask(Mask)

void Xil ExceptionEnable(void)

void Xil\_ExceptionDisableMask(Mask)

void Xil\_ExceptionDisable(void)

# **Exception Handling Function Descriptions**

```
void Xil_ExceptionInit(void)
```

Sets up the interrupt vector table and registers a "do nothing" function for each exception. This function has no parameters and does not return a value. This function must be called before registering any exception handlers or enabling any interrupts.

Registers an exception handler for a specific exception; does not return a value. Refer to Table 1, for a list of exception types and their values.

The parameters are:



- **ExceptionId** is of parameter type u8, and is the exception to which this handler should be registered. The type and the values are defined in the xil\_exception.h header file.
- Handler is an Xil\_ExceptionHandler parameter that is the pointer to the exception handling function.

The function provided as the Handler parameter must have the following function prototype:

typedef void (\*Xil\_ExceptionHandler)(void \* DataPtr);

This prototype is declared in the xil\_exception.h header file.

 DataPtr is of parameter type void \* and is the user value to be passed when the Handler is called.

When this Handler function is called, the parameter DataPtr contains the same value provided, when the Handler was registered.

Table 9: Registered Exception Types and Values

| Exception Type                      | Value |
|-------------------------------------|-------|
| XIL_EXCEPTION_ID_RESET              | 0     |
| XIL_EXCEPTION_ID_UNDEFINED_INT      | 1     |
| XIL_EXCEPTION_ID_SWI_INT            | 2     |
| XIL_EXCEPTION_ID_PREFETCH_ABORT_INT | 3     |
| XIL_EXCEPTION_ID_DATA_ABORT_INT     | 4     |
| XIL_EXCEPTION_ID_IRQ_INT            | 5     |
| XIL_EXCEPTION_ID_FIQ_INT            | 6     |

# void Xil\_ExceptionRemoveHandler (Xuint8 ExceptionId)

De-register a handler function for a given exception. For possible values of parameter ExceptionId, refer to Table 1.

# void Xil\_ExceptionEnableMask(Mask)

Enable exceptions specified by Mask. The parameter Mask is a bitmask for exceptions to be enabled. The Mask parameter can have the values XIL\_EXCEPTION\_IRQ, XIL\_EXCEPTION\_FIQ, or XIL\_EXCEPTION\_ALL.

#### void Xil\_ExceptionEnable(void)

Enable the IRQ exception.

These macros must be called after initializing the vector table with function Xil\_exceptionInit and registering exception handlers with function Xil\_ExceptionRegisterHandler.

#### void Xil\_ExceptionDisableMask(Mask)

Disable exceptions specified by Mask. The parameter Mask is a bitmask for exceptions to be disabled. The Mask parameter can have the values XIL\_EXCEPTION\_IRQ, XIL\_EXCEPTION\_FIQ, or XIL\_EXCEPTION\_ALL.



#### void Xil\_ExceptionDisable(void)

Disable the IRQ exception.

# **Cortex A9 Processor File Support**

The following links take you directly to the gcc file support function. Click the link to go to the description:

```
int read(int fd, char *buf, int nbytes) int write(int fd, char *buf, int nbytes) int isatty(int fd) int fcntl(int fd, int cmd, long arg);
```

File support is limited to the stdin and stdout streams; consequently, the following functions are not necessary:

#### gcc

- open() (in gcc/open.c)
- close() (in gcc/close.c)
- fstat() (in gcc/fstat.c)
- unlink() (in gcc/unlink.c)
- Iseek() (in gcc/lseek.c)

These files are included for completeness and because they are referenced by the C library.

## **Cortex A9 gcc File Support Function Descriptions**

```
int read(int fd, char *buf, int nbytes)
```

The read() function in gcc/read.c reads nbytes bytes from the standard input by calling inbyte(). It blocks until all characters are available, or the end of line character is read. The read() function returns the number of characters read. The fd parameter is ignored.

```
int write(int fd, char *buf, int nbytes)
```

Writes nbytes bytes to the standard output by calling outbyte(). It blocks until all characters have been written. The write() function returns the number of characters written. The fd parameter is ignored.

```
int isatty(int fd)
```

Reports if a file is connected to a tty. This function always returns 1, because only the stdin and stdout streams are supported.

```
int fcntl (int fd, int cmd, long arg)
```

A dummy implementation of fcntl, which always returns 0. fcntl is intended to manipulate file descriptors according to the command specified by cmd. Because Standalone does not provide a file system, this function is not used.



# **Cortex A9 gcc Errno Function**

```
int errno()
```

Returns the global value of errno as set by the last C library call.

# **Cortex A9 gcc Memory Management**

```
char *sbrk(int nbytes)
```

Allocates nbytes of heap and returns a pointer to that piece of memory. This function is called from the memory allocation functions of the C library.

# **Cortex A9 gcc Process Functions**

The functions getpid() in getpid.c and kill() in kill.c are included for completeness and because they are referenced by the C library.

# Cortex A9 Processor-Specific Include Files

The xreg\_cortexa9.h include file contains the register numbers and the register bits for the ARM Cortex-A9 processor.

The xpseudo\_asm.h include file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

#### **Cortex A9 Time Functions**

The xtime\_I.c file and corresponding xtime\_I.h include file provide access to the 64-bit Global Counter in the PMU. This counter increases by one at every 2 processor cycles. The sleep.c file and corresponding sleep.h include file implement sleep functions. Sleep functions are implemented as busy loops.

## **Cortex A9 Time Function Summary**

The time functions are summarized below. Click on the function name to go to the description.

```
typedef unsigned long long XTime
void XTime_SetTime(XTime xtime)
void XTime_GetTime(XTime *xtime)
unsigned int usleep(unsigned int useconds)
unsigned int sleep(unsigned int _seconds)
void nanosleep(unsigned int nanoseconds)
```

#### **Cortex A9 Time Function Descriptions**

```
typedef unsigned long long XTime
```

The XTime type in xtime\_I.h is a 64-bit value, which represents the Global Counter.

```
void XTime_SetTime(XTime xtime)
```

Sets the global timer to the value in xtime.



void XTime\_GetTime(XTime \*xtime)

Writes the current value of the Global Timer to variable xtime.

unsigned int usleep (unsigned int useconds)

Delays the execution of a program by useconds microseconds. It returns zero if the delay can be achieved or -1 if the delay can't be achieved. This function requires that the processor frequency (in Hz) is defined in xparameters.h.

unsigned int **sleep** (unsigned int \_seconds)

Delays the execution of a program by what is specified in seconds. It always returns zero. This function requires that the processor frequency (in Hz) is defined in xparameters.h.

void nanosleep(unsigned int nanoseconds)

The nanosleep() function in usleep.c is not implemented. It is a placeholder for linking applications against the C library.

## **Cortex A9 Event Counters**

xpm\_counter.c and xpm\_counter.h provide APIs for configuring and controlling the Cortex-A9

Performance Monitor Events. Cortex-A9 Performance Monitor has 6 event counters which can be used to count a variety of events described in Coretx-A9 TRM.

xpm\_counter.h defines configurations(XPM\_CNTRCFGx) which specifies the event counters to count a set of events.

#### **Cortex A9 Event Counters Function Summary**

The Event Counters functions are summarized below. Click on the function name to go to the description.

void Xpm\_SetEvents(int PmcrCfg)

void Xpm\_GetEventCounters(u32 \*PmCtrValue)

# **Cortex A9 Event Counters Function Description**

void Xpm\_SetEvents(int PmcrCfg)

This function configures the Cortex A9 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

PmcrCfg is configuration value based on which the event counters are configured.

Use XPM\_CNTRCFG\* values defined in xpm\_counter.h to define a configuration which specify the event counters to count a set of events.

void Xpm\_GetEventCounters(u32 \*PmCtrValue)

This function disables the event counters and returns the counter values.

PmCtrValue returns the counter values.



# Xilinx Hardware Abstraction Layer

The following sections describe the Xilinx® Hardware Abstraction Layer API. It contains the following sections:

- Types (xil\_types)
- Register IO (xil\_io)
- Exception (xil\_exception)
- Cache (xil\_cache)
- Assert (xil\_assert)
- Extra Header File
- Test Memory (xil\_testmem)
- Test Register IO (xil\_testio)
- Test Cache (xil\_testcache)
- Hardware Abstraction Layer Migration Tips

# Types (xil\_types)

## **Header File**

#include "xil\_types.h"

# **Typedef**

```
typedef unsigned char u8
typedef unsigned short u16
typedef unsigned long u32
typedef unsigned long long u64
typedef char s8
typedef short s16
typedef long s32
typedef long long s64
```

#### **Macros**

| Macro                            | Value      |
|----------------------------------|------------|
| #define TRUE                     | 1          |
| #define FALSE                    | 0          |
| #define NULL                     | 0          |
| #define XIL_COMPONENT_IS_READY   | 0x11111111 |
| #define XIL_COMPONENT_IS_STARTED | 0x2222222  |

# Register IO (xil\_io)

## **Header File**

#include "xil\_io.h"



#### **Common API**

The following is a linked summary of register IO functions. They can run on MicroBlaze, PowerPC 405, PowerPC 440, and Cortex A9 processors.

```
u8 Xil In8(u32 Addr)
u16 Xil_EndianSwap16 (u16 Data)
u16 Xil_Htons(u16 Data)
u16 Xil In16(u32 Addr)
u16 Xil_In16BE(u32 Addr)
u16 Xil In16LE(u32 Addr)
u16 Xil_Ntohs(u16 Data)
u32 Xil_EndianSwap32 u32 Data)
u32 Xil Htonl(u32 Data)
u32 Xil In32(u32 Addr)
u32 Xil_In32BE(u32 Addr)
u32 Xil_In32LE(u32 Addr)
u32 Xil_Ntohs(u32 Data)
void Xil_Out8(u32 Addr, u8 Value)
void Xil Out16(u32 Addr, u16 Value)
void Xil_Out16BE(u32 Addr, u16 Value)
void Xil Out16LE(u32 Addr, u16 Value)
void Xil_Out32(u32 Addr, u32 Value)
void Xil Out32BE(u32 Addr, u32 Value)
void Xil Out32LE(u32 Addr, u32 Value)
```

## u8 **Xil\_In8**(u32 Addr)

Perform an input operation for an 8-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address.

#### u16 Xil\_EndianSwap16 (u16 Data)

Perform a 16-bit endian swapping.

#### Parameters:

Data contains the value to be swapped.

#### Returns:

Endian swapped value.

## u16 **Xil\_Htons**(u16 Data)

Convert a 16-bit number from host byte order to network byte order.

#### Parameters:

Data the 16-bit number to be converted.

#### Returns:

The converted 16-bit number in network byte order.



## u16 **Xil\_In16**(u32 Addr)

Perform an input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns

The value read from the specified input address.

## u16 **Xil\_In16BE**(u32 Addr)

Perform an big-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

#### u16 **Xil\_In16LE**(u32 Addr)

Perform a little-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

#### u16 Xil\_Ntohs (u16 Data)

Convert a 16-bit number from network byte order to host byte order.

#### Parameters:

Data the 16-bit number to be converted.

#### Returns:

The converted 16-bit number in host byte order.



## u32 Xil\_EndianSwap32 (u32 Data)

Perform a 32-bit endian swapping.

#### Parameters:

Data contains the value to be swapped.

#### Returns:

Endian swapped value.

#### u32 **Xil\_Htonl**(u32 Data)

Convert a 32-bit number from host byte order to network byte order.

#### Parameters:

Data the 32-bit number to be converted.

#### Returns:

The converted 32-bit number in network byte order.

## u32 **Xil\_In32**(u32 Addr)

Perform an input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address.

# u32 **Xil\_In32BE**(u32 Addr)

Perform a big-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.



## u32 **Xil\_In32LE**(u32 Addr)

Perform a little-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

#### Parameters:

Addr contains the address at which to perform the input operation.

#### Returns:

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

#### u32 **Xil\_Ntohs**(u32 Data)

Convert a 32-bit number from network byte order to host byte order.

#### Parameters:

Data the 32-bit number to be converted.

#### Returns:

The converted 32-bit number in host byte order.

#### void Xil\_Out8(u32 Addr, u8 Value)

Perform an output operation for an 8-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address.

#### void Xil\_Out16(u32 Addr, u16 Value)

Perform an output operation for a 16-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address.

```
void Xil Out16BE(u32 Addr, u16 Value)
```

Perform a big-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byte-swapped value is written to the address.



```
void Xil_Out16LE(u32 Addr, u16 Value)
```

Perform a little-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byte-swapped value is written to the address.

```
void Xil_Out32(u32 Addr, u32 Value)
```

Perform an output operation for a 32-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address.

```
void Xil_Out32BE(u32 Addr, u32 Value)
```

Perform a big-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byte-swapped value is written to the address.

```
void Xil_Out32LE(u32 Addr, u32 Value)
```

Perform a little-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

#### Parameters:

Addr contains the address at which to perform the output operation.

Value contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byte-swapped value is written to the address.

# **Exception (xil\_exception)**

#### **Header File**

```
#include "xil_exception.h"
```

## **Typedef**

```
typedef void(* Xil_ExceptionHandler)(void *Data)
```

This typedef is the exception handler function pointer.



#### **Common API**

The following are exception functions. They can run on MicroBlaze, PowerPC 405, and PowerPC 440 processors.

## void Xil\_ExceptionDisable()

Disable Exceptions. On PowerPC 405 and PowerPC 440 processors, this function only disables non-critical exceptions.

#### void Xil\_ExceptionEnable()

Enable Exceptions. On PowerPC 405 and PowerPC 440 processors, this function only enables non-critical exceptions.

## void Xil\_ExceptionInit()

Initialize exception handling for the processor. The exception vector table is set up with the stub handler for all exceptions.

```
void Xil_ExceptionRegisterHandler(u32 Id,
    Xil_ExceptionHandler Handler, void *Data)
```

Make the connection between the ID of the exception source and the associated handler that runs when the exception is recognized. Data is used as the argument when the handler is called.

#### Parameters:

Id contains the identifier (ID) of the exception source. This should be XIL\_EXCEPTION\_INT or be in the range of 0 to XIL\_EXCEPTION\_LAST. Refer to the xil\_exception.h file for further information.

Handler is the handler for that exception.

Data is a reference to data that will be passed to the handler when it is called.

#### void Xil\_ExceptionRemoveHandler(u32 Id)

Remove the handler for a specific exception ID. The stub handler is then registered for this exception ID.

## Parameters:

Id contains the ID of the exception source. It should be  $\texttt{XIL}\_\texttt{EXCEPTION}\_\texttt{INT}$  or in the range of 0 to  $\texttt{XIL}\_\texttt{EXCEPTION}\_\texttt{LAST}$ . Refer to the  $\texttt{xil}\_\texttt{exception}$ . h file for further information.

#### **Common Macro**

The common macro is:

```
#define XIL_EXCEPTION_ID_INT
```

This macro is defined for all processors and used to set the exception handler that corresponds to the interrupt controller handler. The value is processor-dependent. For example:

```
Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_INT,
(XilExceptionHandler)IntcHandler, IntcData)
```



# **MicroBlaze Processor-Specific Macros**

| Масто                                     | Value                |
|---|----------------------|
| #define XIL_EXCEPTION_ID_FIRST            | 0                    |
| #define XIL_EXCEPTION_ID_FSL              | 0                    |
| #define XIL_EXCEPTION_ID_UNALIGNED_ACCESS | 1                    |
| #define XIL_EXCEPTION_ID_ILLEGAL_OPCODE   | 2                    |
| #define XIL_EXCEPTION_ID_IOPB_EXCEPTION   | 3                    |
| #define XIL_EXCEPTION_ID_IPLB_EXCEPTION   | 3                    |
| #define XIL_EXCEPTION_ID_DOPB_EXCEPTION   | 4                    |
| #define XIL_EXCEPTION_ID_DPLB_EXCEPTION   | 4                    |
| #define XIL_EXCEPTION_ID_DIV_BY_ZERO      | 5                    |
| #define XIL_EXCEPTION_ID_FPU              | 6                    |
| #define XIL_EXCEPTION_ID_MMU              | 7                    |
| #define XIL_EXCEPTION_ID_LAST             | XIL_EXCEPTION_ID_MMU |

# PowerPC 405 Processor-Specific Functions and Macros

The following functions and macros are used with PowerPC 405 Processors.

# void Xil\_ExceptionDisableMask(u32 Mask)

Disable exceptions.

Parameters:

 ${\tt Mask}$  is a bitmask for exceptions to be disabled.

# void Xil\_ExceptionEnableMask(u32 Mask)

Enable exceptions.

Parameters:

 ${\tt Mask}$  is a bitmask for exceptions to be enabled.

Table 10: Macros Used for Both Enabling and Disabling Exceptions

| Macro                              | Value      |
|------------------------------------|------------|
| #define XIL_EXCEPTION_CRITICAL     | 0x00020000 |
| #define XIL_EXCEPTION_NON_CRITICAL | 0x00008000 |
| #define XIL_EXCEPTION_ALL          | 0x00028000 |



Table 11: Macros Used for Registering Exceptions

| Масго                        |                        | Value |
|------------------------------|------------------------|-------|
| #define XIL_EXCEPTION_ID_FIR | RST                    | 0     |
| #define XIL_EXCEPTION_ID_JUN | MP_TO_ZERO             | 0     |
| #define XIL_EXCEPTION_ID_CR  | TTICAL_INT             | 1     |
| #define XIL_EXCEPTION_ID_MAG | CHINE_CHECK            | 2     |
| #define XIL_EXCEPTION_ID_DAT | TA_STORAGE_INT         | 3     |
| #define XIL_EXCEPTION_ID_INS | STRUCTION_STORAGE_INT  | 4     |
| #define XIL_EXCEPTION_ID_NON | N_CRITICAL_INT         | 5     |
| #define XIL_EXCEPTION_ID_ALT | GNMENT_INT             | 6     |
| #define XIL_EXCEPTION_ID_PRO | OGRAM_INT              | 7     |
| #define XIL_EXCEPTION_ID_FPU | J_UNAVAILABLE_INT      | 8     |
| #define XIL_EXCEPTION_ID_SYS | STEM_CALL              | 9     |
| #define XIL_EXCEPTION_ID_APT | J_AVAILABLE            | 10    |
| #define XIL_EXCEPTION_ID_PIT | _INT                   | 11    |
| #define XIL_EXCEPTION_ID_FIT | T_INT                  | 12    |
| #define XIL_EXCEPTION_ID_WAT | CCHDOG_TIMER_INT       | 13    |
| #define XIL_EXCEPTION_ID_DAT | TA_TLB_MISS_INT        | 14    |
| #define XIL_EXCEPTION_ID_INS | STRUCTION_TLB_MISS_INT | 15    |
| #define XIL_EXCEPTION_ID_DEF | BUG_INT                | 16    |
| #define XIL_EXCEPTION_ID_LAS | ST                     | 16    |

# PowerPC 440 Processor-Specific Functions and Macros

The following functions and macros are used with PowerPC 440 Processors.

# void Xil\_ExceptionDisableMask(u32 Mask)

Disable exceptions.

Parameters:

Mask is a mask for exceptions to be disabled.

# void Xil\_ExceptionEnableMask(u32 Mask)

Enable exceptions.

Parameters:

Mask is a bitmask for exceptions to be disabled.

Table 12, page 67 lists the macros used for enabling exceptions.



Table 12: Macros Used for Enabling Exceptions

| Масто   | Value      |
|---|------------|
| #define XIL_EXCEPTION_CRITICAL                    | 0x00020000 |
| #define XIL_EXCEPTION_NON_CRITICAL                | 0x00008000 |
| #define XIL_EXCEPTION_MACHINE_CHECK               | 0x00001000 |
| #define XIL_EXCEPTION_DEBUG                       | 0x00000200 |
| #define XIL_EXCEPTION_ALL                         | 0x00029200 |
| #define XIL_EXCEPTION_ID_FIRST                    | 0          |
| #define XIL_EXCEPTION_ID_CRITICAL_INT             | 0          |
| #define XIL_EXCEPTION_ID_MACHINE_CHECK            | 1          |
| #define XIL_EXCEPTION_ID_DATA_STORAGE_INT         | 2          |
| #define XIL_EXCEPTION_ID_INSTRUCTION_STORAGE_INT  | 3          |
| #define XIL_EXCEPTION_ID_NON_CRITICAL_INT         | 4          |
| #define XIL_EXCEPTION_ID_ALIGNMENT_INT            | 5          |
| #define XIL_EXCEPTION_ID_PROGRAM_INT              | 6          |
| #define XIL_EXCEPTION_ID_FPU_UNAVAILABLE_INT      | 7          |
| #define XIL_EXCEPTION_ID_SYSTEM_CALL              | 8          |
| #define XIL_EXCEPTION_ID_APU_AVAILABLE            | 9          |
| #define XIL_EXCEPTION_ID_DEC_INT                  | 10         |
| #define XIL_EXCEPTION_ID_FIT_INT                  | 11         |
| #define XIL_EXCEPTION_ID_WATCHDOG_TIMER_INT       | 12         |
| #define XIL_EXCEPTION_ID_DATA_TLB_MISS_INT        | 13         |
| #define XIL_EXCEPTION_ID_INSTRUCTION_TLB_MISS_INT | 14         |
| #define XIL_EXCEPTION_ID_DEBUG_INT                | 15         |
| #define XIL_EXCEPTION_ID_LAST                     | 15         |

# Cache (xil\_cache)

## **Header File**

#include "xil\_cache.h"

## **Common API**

The functions listed in this sub-section can be executed on all processors.

# void Xil\_DCacheDisable()

Disable the data cache.

# void Xil\_DCacheEnable()

On MicroBlaze processors, enable the data cache.

On PowerPC 405 processors, enable the data cache with region mask 0x80000001.

On PowerPC 440 processors, enable the data cache with region mask 0xC0000001.



## void Xil\_DCacheFlush()

Flush the entire data cache. If any cacheline is dirty (has been modified), it is written to system memory. The entire data cache will be invalidated.

## void Xil\_DCacheFlushRange(u32 Addr, u32 Len)

Flush the data cache for the given address range. If any memory in the address range (identified as Addr) has been modified (and are dirty), the modified cache memory will be written back to system memory. The cacheline will also be invalidated.

#### Parameters:

Addr is the starting address of the range to be flushed.

Len is the length, in bytes, to be flushed.

#### void Xil\_DCacheInvalidate()

Invalidate the entire data cache. If any cacheline is dirty (has been modified), the modified contents are lost.

#### void Xil\_DCacheInvalidateRange(u32 Addr, u32 Len)

Invalidate the data cache for the given address range. If the bytes specified by the address (Addr) are cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

#### Parameters:

Addr is address of range to be invalidated.

Len is the length in bytes to be invalidated.

#### void Xil ICacheDisable()

Disable the instruction cache.

#### void Xil\_ICacheEnable()

On MicroBlaze processors, enable the instruction cache.

On PowerPC 405 processors, enable the instruction cache with region mask 0x8000001.

On PowerPC 440 processors, enable the instruction cache with region mask 0xC000001.

#### void Xil ICacheInvalidate()

Invalidate the entire instruction cache.

# void Xil\_ICacheInvalidateRange(u32 Addr, u32 Len)

Invalidate the instruction cache for the given address range.

#### Parameters:

Addr is address of range to be invalidated.

Len is the length in bytes to be invalidated.



# PowerPC 405 Processor-Specific Functions and Macros

The following functions are specific to PowerPC 405 processors.

void Xil\_DCacheEnableRegion(u32 Regions)

void Xil\_lCacheEnableRegion(u32 Regions)

# void Xil\_DCacheEnableRegion(u32 Regions)

Enable the data cache region.

#### Parameters:

| Regions <sup>1</sup> | Cached Address Range                    |
|----------------------|---|
| 0x80000000           | [0, 0x7FFFFF]                           |
| 0x0000001            | [0xF8000000, 0xFFFFFFF]                 |
| 0x80000001           | [0, 0x7FFFFFF],[0xF8000000, 0xFFFFFFFF] |

<sup>1.</sup> Regions to be marked as cacheable. Each bit in the regions variable stands for 128 MB of memory.

# void Xil\_ICacheEnableRegion(u32 Regions)

Enable the instruction cache.

#### Parameters:

| Regions <sup>1</sup> | Cached Address Range                    |
|----------------------|---|
| 0x80000000           | [0, 0x7FFFFF]                           |
| 0x0000001            | [0xF8000000, 0xFFFFFFF]                 |
| 0x80000001           | [0, 0x7FFFFFF],[0xF8000000, 0xFFFFFFFF] |

<sup>1.</sup> Regions to be marked as cacheable. Each bit in the regions variable stands for 128 MB of memory.



# PowerPC 440 Processor-Specific Functions and Macros

The following functions are specific to PowerPC 440 processors.

# void Xil\_DCacheEnableRegion(u32 Regions)

Enable the data cache.

#### Parameters:

| Regions <sup>1</sup> | Cached Address Range                        |
|----------------------|---|
| 0x4000_0000          |   |
| 0x8000_0000          | [0, 0x0FFF_FFFF]                            |
| 0xC000_0000          |   |
| 0x0000_0001          |   |
| 0x0000_0002          | [0xF000_0000, 0xFFFF_FFFF]                  |
| 0x0000_0003          |   |
| 0x4000_0001          |   |
| 0x4000_0002          |   |
| 0x4000_0003          |   |
| 0x8000_0001          |   |
| 0x8000_0002          | [0, 0x0FFF_FFFF],[0xF000_0000, 0xFFFF_FFFF] |
| 0x8000_0003          |   |
| 0xC000_0001          |   |
| 0xC000_0002          |   |
| 0xC000_0003          |   |

<sup>1.</sup> Regions of memory to be marked as cacheable. Each pair of adjacent bits in the regions variable stands for 256 MB of memory. Setting either bit in the pair will enable caching for the corresponding region.



## void Xil\_ICacheEnableRegion(u32 Regions)

Enable the instruction cache.

#### Parameters:

| Regions <sup>1</sup> | Cached Address Range                        |
|----------------------|---|
| 0x4000_0000          |   |
| 0x8000_0000          | [0, 0x0FFF_FFFF]                            |
| 0xC000_0000          |   |
| 0x0000_0001          |   |
| 0x0000_0002          | [0xF000_0000, 0xFFFF_FFFF]                  |
| 0x0000_0003          |   |
| 0x4000_0001          | [0, 0x0FFF_FFFF],[0xF000_0000, 0xFFFF_FFFF] |
| 0x4000_0002          |   |
| 0x4000_0003          |   |
| 0x8000_0001          |   |
| 0x8000_0002          |   |
| 0x8000_0003          |   |
| 0xC000_0001          |   |
| 0xC000_0002          |   |
| 0xC000_0003          |   |

<sup>1.</sup> Regions of memory to be marked as cacheable. Each pair of adjacent bits in the regions variable stands for 256 MB of memory. Setting either bit in the pair will enable caching for the corresponding region.

# Assert (xil\_assert)

## **Header File**

```
#include "xil_assert.h"
```

## **Typedef**

```
typedef void(* Xil_AssertCallback)(char *Filename, int Line)
```

#### Common API

The functions listed in this sub-section can be executed on all processors.

```
void Xil_Assert(char *File, int Line)
```

Implement assert. Currently, it calls a user-defined callback function if one has been set. Then, potentially enters an infinite loop depending on the value of the Xil\_AssertWait variable.

#### Parameters:

File is the name of the filename of the source.

Line is the line number within File.



#### void Xil\_AssertSetCallback(xil\_AssertCallback Routine)

Set up a callback function to be invoked when an assert occurs. If there was already a callback installed, then it is replaced.

#### Parameters:

Routine is the callback to be invoked when an assert is taken.

## #define Xil\_AssertVoid(Expression)

This assert macro is to be used for functions that do not return anything (void). This can be used in conjunction with the Xil\_AssertWait boolean to accommodate tests so that asserts that fail still allow execution to continue.

#### Parameters:

Expression is the expression to evaluate. If it evaluates to false, the assert occurs.

## #define Xil\_AssertNonvoid(Expression)

This assert macro is to be used for functions that return a value. This can be used in conjunction with the Xil\_AssertWait boolean to accommodate tests so that asserts that fail still allow execution to continue.

#### Parameters:

Expression is the expression to evaluate. If it evaluates to false, the assert occurs.

#### Returns:

Returns 0 unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

## #define Xil\_AssertVoidAlways()

Always assert. This assert macro is to be used for functions that do not return anything (void). Use for instances where an assert should always occur.

#### Returns:

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

#### #define Xil\_AssertNonvoidAlways()

Always assert. This assert macro is to be used for functions that return a value. Use for instances where an assert should always occur.

#### Returns:

Returns void unless the  $xil_AssertWait$  variable is true, in which case no return is made and an infinite loop is entered.



## **Extra Header File**

The xil\_hal.h header file is provided as a convenience. It includes all the header files related to the Hardware Abstraction Layer. The contents of this header file are as follows:

```
#ifndef XIL_HAL_H
#define XIL_HAL_H

#include "xil_assert.h"
#include "xil_exception.h"
#include "xil_cache.h"
#include "xil_io.h"
#include "xil_types.h"

#endif
```

# Test Memory (xil\_testmem)

# **Description**

A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected.

## **Subtest Descriptions**

## XIL TESTMEM ALLMEMTESTS

Runs all of the subtests.

## XIL\_TESTMEM\_INCREMENT

Incrementing Value test.

This test starts at XIL\_TESTMEM\_MEMTEST\_INIT\_VALUE and uses the incrementing value as the test value for memory.

## XIL\_TESTMEM\_WALKONES

Walking Ones test.

This test uses a walking "1" as the test value for memory.

```
location 1 = 0 \times 00000001
location 2 = 0 \times 000000002
```

## XIL\_TESTMEM\_WALKZEROS

Walking Zeros test.

This test uses the inverse value of the walking ones test as the test value for memory.

```
location 1 = 0xffffffff
location 2 = 0xffffffff
...
```



## XIL\_TESTMEM\_INVERSEADDR

Inverse Address test.

This test uses the inverse of the address of the location under test as the test value for memory.

## XIL\_TESTMEM\_FIXEDPATTERN

Fixed Pattern test.

This test uses the provided patterns as the test value for memory.

If zero is provided as the pattern, the test uses <code>0xDEADBEEF</code>.

**Caution!** The tests are DESTRUCTIVE. Run them before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity, except for the case where the value is NULL. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.

**Note:** This test is used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two, making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

#### **Header File**

#include "xil\_testmem.h"

#### Common API

```
int Xil_Testmem8(u8 *Addr, u32 Words, u8 Pattern, u8
   Subtest)
```

Perform a destructive 8-bit wide memory test.

#### Parameters:

Addr is a pointer to the region of memory to be tested.

Words is the length of the block.

Pattern is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used. Subtest is the test selected. See xil testmem.h for possible values.

## Returns:

-1 is returned for a failure

0 is returned for a pass

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS repeat on a boundary of a power of two, which makes detecting addressing errors more difficult. This is true of XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.



int Xil\_Testmem16(u16 \*Addr, u32 Words, u16 Pattern, u8
 Subtest)

Perform a destructive 16-bit wide memory test.

#### Parameters:

Addr is a pointer to the region of memory to be tested.

Words is the length of the block.

Pattern is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used. Subtest is the test selected. See xil testmem.h for possible values.

#### Returns:

-1 is returned for a failure.

0 is returned for a pass.

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS repeat on a boundary of a power of two, making detecting addressing errors more difficult.

This is true of XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

```
int Xil_Testmem32 (u32 *Addr, u32 Words, u32 pattern, u8
   Subtest)
```

Perform a destructive 32-bit wide memory test.

### Parameters:

Addr is a pointer to the region of memory to be tested.

Words is the length of the block.

Pattern is the constant used for the constant pattern test, if 0, 0xDEADBEEF is used. Subtest is the test selected. See xil testmem.h for possible values.

## Returns:

0 is returned for a pass.

-1 is returned for a failure.

**Note:** This test is used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 to the power of width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS repeat on a boundary of a power of two, making detecting addressing errors more difficult. This is true of the XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests also. If you need to test large blocks of memory, it is recommended that you break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

# Test Register IO (xil\_testio)

This file contains utility functions to teach endian-related memory I/O functions.

#### **Header File**

#include "xil\_testio.h"



## **Common API**

```
int Xil_TestIO8(u8 *Addr, int Len, u8 Value)
```

Perform a destructive 8-bit wide register IO test where the register is accessed using Xil\_Out8 and Xil\_In8. the Xil\_TestIO8 function compares the read and write values.

#### Parameters:

Addr is a pointer to the region of memory to be tested.

Len is the length of the block.

Value is the constant used for writing the memory.

#### Returns:

0 is returned for a pass.

-1 is returned for a failure.

```
int Xil_TestIO16(u8 *Addr, int Len, u16 Value, int Kind,
   int Swap)
```

Perform a destructive 16-bit wide register IO test. Each location is tested by sequentially writing a 16-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and bigendian register IO. When testing little/big-endian IO, the function performs the following sequence:

Xil\_Out16LE/Xil\_Out16BE, Xil\_In16, Compare In-Out values, Xil\_Out16, Xil\_In16LE/Xil\_In16BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

#### Parameters:

Addr is a pointer to the region of memory to be tested.

Len is the length of the block.

Value is the constant used for writing the memory.

Swap indicates whether to byte swap the read-in value.

#### Returns:

0 is returned for a pass.

-1 is returned for a failure.



```
int Xil_TestIO32(u8 *Addr, int Len, u32 Value, int Kind,
   int Swap)
```

Perform a destructive 32-bit wide register IO test. Each location is tested by sequentially writing a 32-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence:

Xil\_Out32LE/Xil\_Out32BE, Xil\_In32, Compare In-Out values, Xil\_Out32,

Xil\_In32LE/Xil\_In32BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

#### Parameters:

Addr is a pointer to the region of memory to be tested.

Len is the length of the block.

Value is the constant used for writing the memory.

Kind is the test kind. Acceptable values are: XIL\_TESTIO\_DEFAULT, XIL TESTIO LE, XIL TESTIO BE.

Swap indicates whether to byte swap the read-in value.

#### Returns:

0 is returned for a pass.

-1 is returned for a failure.

# Test Cache (xil\_testcache)

This file contains utility functions to test the cache.

#### **Header File**

```
#include "xil_testcache.h"
```

#### Common API

## int Xil\_TestDCacheAll()

Tests the DCache related functions on all related API tests such as Xil\_DCacheFlush and Xil\_DCacheInvalidate. This test function writes a constant value to the data array, flushes the DCache, writes a new value, and then invalidates the DCache.

#### Returns:

0 is returned for a pass.

-1 is returned for a failure.

## int Xil\_TestDCacheRange()

Tests the DCache range-related functions on a range of related API tests such as Xil\_DCacheFlushRange and Xil\_DCacheInvalidate\_range. This test function writes a constant value to the data array, flushes the range, writes a new value, and then invalidates the corresponding range.

#### Returns:

0 is returned for a pass.

-1 is returned for a failure.



## int Xil\_TestICacheAll()

Perform xil\_icache\_invalidate().

Returns:

0 is returned for a pass. The function will hang if it fails.

## int Xil\_TestICacheRange()

Returns:

0 is returned for a pass. The function will hang if it fails.

# **Hardware Abstraction Layer Migration Tips**

# **Mapping Header Files to HAL Header Files**

You can map old header files to the new HAL header files as listed in Table 13.

Table 13: HAL Header File Mapping

| Area                        | Old Header File                   | New Header File         |
|-----------------------------|-----------------------------------|-------------------------|
| Register IO                 | "xio.h"                           | "xil_io.h"              |
| Exception                   | "xexception_l.h" "mb_interface.h" | "xil_exception.h"       |
| Cache                       | "xcache.h" "mb_interface.h"       | "xil_cache.h"           |
| Interrupt                   | "xexception_l.h" "mb_interface.h" | "xil_exception.h"       |
| Typedef u8 u16 u32          | "xbasic_types.h"                  | "xil_types.h"           |
| Typedef of Xuint32 Xfloat32 | "xbasic_types.h"                  | Deprecated. Do not use. |
| Assert                      | "xbasic_types.h"                  | "xil_assert.h"          |
| Test Memory                 | "xutil.h"                         | "xil_testmem.h"         |
| Test Register IO            | None                              | "xil_testio.h"          |
| Test Cache                  | None                              | "xil_testcache.h"       |



# **Mapping Functions to HAL Functions**

You can map old functions to the new HAL functions as follows.

Table 14: I/O Function Mapping

| Old xio          | New xil_io          |
|------------------|---------------------|
| #include "xio.h" | #include "xil_io.h" |
| XIo_ln8          | Xil_ln8             |
| XIo_Out8         | Xil_Out8            |
| XIo_In16         | Xil_ln16            |
| XIo_Out16        | Xil_Out16           |
| Xlo_ln32         | Xil_ln32            |
| XIo_Out32        | Xil_Out32           |

# Table 15: Exception Function Mapping

| Old xexception   | New Xil_exception   |  |
|--|---|--|
| #include "xexception_I.h"<br>#include "mb_interface.h"     | #include "xil_exception.h"  |  |
| XExc_Init  | Xil_ExceptionInit   |  |
| XExc_mEnableException microblaze_enable_exceptions         | For all processors: Xil_ExceptionEnable(void) For PowerPC Only: Xil_ExceptionEnableMask(void) |  |
| XExc_registerHandler microblaze_register_exception_handler | Xil_ExceptionRegisterHandler  |  |
| XExc_RemoveHandler   | Xil_ExceptionRemoveHandler  |  |
| XExc_mDisableExceptions microblaze_disable_exceptions      | Xil_ExceptionDisable  |  |

# Table 16: Interrupt Function Mapping

| Old Interrupt   | New Xil_interrupt  |
|---|--|
| #include "xexception_I.h"   | #include "xil_exception.h"                                   |
| XExc_RegisterHandler(XEXC_ID_NON_CRITI CAL, handler) microblaze_register_handler(handler) | Xil_ExceptionRegisterHandler(XIL_EXCEPTIO N_ID_INT, handler) |



Table 17: Cache Function Mapping

| Old xcache  | New xil_cache  |
|---|--|
| #include "Xcache_l.h"<br>#include "mb_interface.h"              | #include "xil_cache.h"   |
| XCache_EnableDCache microblaze_enable_dcache                    | For all processors: Xil_DCacheEnable(void) For PowerPC only: Xil_DCacheEnableRegion(regions) |
| XCache_DisableDCache microblaze_disable_dcache                  | Xil_DCacheDisable  |
| XCache_InvalidateDCacheRange microblaze_invalidate_dcache_range | Xil_DCacheInvalidateRange  |
| microblaze_invalidate_dcache                                    | Xil_DCacheInvalidate   |
| XCache_FlushDCacheRange microblaze_flush_dcache_range           | Xil_DCacheFlushRange   |
| microblaze_flush_dcache   | Xil_DCacheFlush  |
| XCache_EnablelCache microblaze_enable_icache                    | For all processors: Xil_ICacheEnable(void) For PowerPC only: Xil_ICacheEnableRegion(regions) |
| XCache_DisableICache microblaze_disable_icache                  | Xil_ICacheDisable  |
| XCache_InvalidateICacheRange microblaze_invalidate_icache_Range | Xil_ICacheInvalidateRange  |
| microblaze_invalidate_icache                                    | Xil_ICacheInvalidate   |

# Table 18: Assert Function Mapping

| Old ASSERT                | New xil_assert          |
|---------------------------|-------------------------|
| #include "xbasic_types.h" | #include "xil_assert.h" |
| XAssert                   | Xil_Assert              |
| XASSERT_VOID              | Xil_AssertVoid          |
| XASSERT_NONVOID           | Xil_AssertNonvoid       |
| XASSERT_VOID_ALWAYS       | Xil_AssertVoidAlways    |
| XASSERT_NONVOID_ALWAYS    | Xil_AssertNonvoidAlways |
| XAssertSetCallback        | Xil_AssertSetCallback   |

# Table 19: Memory Test Function Mapping

| Old XUtil_Memtest  | New xil_util_testmem          |
|--------------------|-------------------------------|
| #include "xutil.h" | #include "xil_util_testmem.h" |
| XUtil_MemoryTest32 | Xil_Testmem32                 |
| XUtil_MemoryTest16 | Xil_Testmem16                 |
| XUtil_MemoryTest8  | Xil_Testmem8                  |



# Program Profiling

The Standalone OS supports program profiling in conjunction with the GNU compiler tools and the Xilinx Microprocessor Debugger (XMD). Profiling a program running on a hardware (board) provides insight into program execution and identifies where execution time is spent. The interaction of the program with memory and other peripherals can be more accurately captured.

Program running on hardware target is profiled using *software intrusive* method. In this method, the profiling software code is instrumented in the user program. The profiling software code is a part of the libxil. a library and is generated when software intrusive profiling is enabled in Standalone. For more details on about profiling, refer to the "Profile Overview" section of the *SDK Help*.

When the **-pg** profile option is specified to the compiler (either mb-gcc or powerpc-eabi-gcc), the profiling functions are linked with the application to profile automatically. The generated executable file contains code to generate profile information.

Upon program execution, this instrumented profiling function stores information on the hardware. XMD collects the profile information and generates the output file, which can be read by the GNU gprof tool. The program functionality remains unchanged but it slows down the execution.

**Note:** The profiling functions do not have any explicit application API. The library is linked due to profile calls ( mcount) introduced by GCC for profiling.

# **Profiling Requirements**

- Software intrusive profiling requires memory for storing profile information. You can use any memory in the system for profiling.
- A timer is required for sampling instruction address. The xps\_timer/axi\_timer is the supported profile timer. For PowerPC processor systems, the Programmable Interrupt Timer (PIT) can be used as profile timer also.

# **Profiling Functions**

## \_profile\_init

Called before the application main() function. Initializes the profile timer routine and registers timer handler accordingly, based on the timer used, connects to the processor, and starts the timer. The Tcl routine of Standalone library determines the timer type and the connection to processor, then generates the #defines in the profile\_config.h file.

Refer to the "Microprocessor Library Definition (MLD)" chapter in the *Embedded System Tools Reference Manual (UG111)*, which is available in the installation directory. A link to this document is also provided in "MicroBlaze Processor API," page 1.

#### \_mcount

Called by the \_mcount function, which is inserted at every function start by gcc. Records the *caller* and *callee* information (Instruction address), which is used to generate call graph information.

## \_profile\_intr\_handler

The interrupt handler for the profiling timer. The timer is set to sample the executing application for PC values at fixed intervals and increment the Bin count. This function is used to generate the histogram information.



# Configuring the Standalone OS

You can configure the Standalone OS using the Board Support Package Settings dialog box in SDK.

Table 20 lists the configurable parameters for the Standalone OS.

Table 20: Configuration Parameters

| Parameter                         | Туре                   | Default<br>Value | Description   |
|-----------------------------------|------------------------|------------------|---|
| enable_sw_intrusive_<br>profiling | Bool                   | false            | Enable software intrusive profiling functionality. Select true to enable.   |
| profile_timer                     | Peripheral<br>Instance | none             | Specify the timer to use for profiling. Select an xps_timer or axi_timer from the list of displayed instances. For a PowerPC system, select none to use the built-in PIT timer. For Cortex A9, the ARM Cortex-A9 Private timer is used. |
| stdin                             | Peripheral<br>Instance | none             | Specify the <b>STDIN</b> peripheral from the drop down list   |
| stdout                            | Peripheral<br>Instance | none             | Specify the <b>STDOUT</b> peripheral from the drop down list.   |
| predecode_fpu_exception           | Bool                   | false            | This parameter is valid only for MicroBlaze processor when FPU exceptions are enabled in the hardware. Setting this to true will include extra code that decodes and stores the faulting FP instruction operands in global variables.   |

# MicroBlaze MMU Example

The  $tlb\_add$  function adds a single TLB entry. The parameters are:

| tlbindex | The index of the TLB entry to be updated. |
|----------|---|
| tlbhi    | The value of the TLBHI field.             |
| tlblo    | The value of the TLBLO field.             |

Given a base and high address, the tlb\_add\_entries function figures the minimum number page mappings/TLB entries required to cover the area. This function uses recursion to figure the entire range of mappings.



#### Parameters:

| base      | The base address of the region of memory   |
|-----------|--|
| high      | The high address of the region of memory   |
| tlbaccess | The type of access required for this region of memory. It can be a logical or -ing of the following flags: |
|           | 0 indicates read-only access   |
|           | TLB_ACCESS_EXECUTABLE means the region is executable   |
|           | TLB_ACCESS_WRITABLE means the region is writable   |

#### Returns: 1 on success and 0 on failure

```
static int tlb_add_entries (unsigned int base, unsigned int high, unsigned
int tlbaccess)
    int sizeindex, tlbsizemask;
   unsigned int tlbhi, tlblo;
   unsigned int area_base, area_high, area_size;
    static int tlbindex = 0;
    // Align base and high to 1KB boundaries
   base = base & 0xfffffc00;
   high = (high >= 0xfffffc00) ? 0xfffffffff : ((high + 0x400) & 0xfffffc00)
- 1;
    // Start trying to allocate pages from 16 MB granularity down to 1 KB
    area_size = 0x1000000;
                                         // 16 MB
    tlbsizemask = 0x380;
                                         // \text{ TLBHI[SIZE]} = 7 (16 \text{ MB})
    for (sizeindex = 7; sizeindex >= 0; sizeindex--) {
        area base = base & sizemask[sizeindex];
        area_high = area_base + (area_size - 1);
        // if (area_base <= (0xffffffff - (area_size - 1))) {</pre>
        if ((area_base >= base) && (area_high <= high)) {</pre>
            if (tlbindex < TLBSIZE) {</pre>
           tlbhi = (base & sizemask[sizeindex]) | tlbsizemask | 0x40;
// TLBHI: TAG, SIZE, V
           tlblo = (base & sizemask[sizeindex]) | tlbaccess | 0x8;
// TLBLO: RPN, EX, WR, W
                tlb_add (tlbindex, tlbhi, tlblo);
                tlbindex++;
            } else {
                // We only handle the 64 entry UTLB management for now
                return 0;
            // Recursively add entries for lower area
            if (area_base > base)
                if (!tlb_add_entries (base, area_base - 1, tlbaccess))
                    return 0;
```



```
// Recursively add entries for higher area
if (area_high < high)
    if (!tlb_add_entries(area_high + 1, high, tlbaccess))
        return 0;

break;
}
// else, we try the next lower page size
area_size = area_size >> 2;
tlbsizemask = tlbsizemask - 0x80;
}
return 1;
}
```

# For a complete example, refer to:

\$XILINX\_SDK/sw/lib/bsp/xilkernel\_v5\_00\_a/src/src/arch/microblaze/mpu.c.

84 <u>www.xilinx.com</u> UG647 March 20, 2013