Skip to content
View tem-str's full-sized avatar
🎃
🎃
Block or Report

Block or report tem-str

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. lab-riscv-asm lab-riscv-asm Public

    Assembly

  2. scr1 scr1 Public

    Forked from syntacore/scr1

    SCR1 is a high-quality open-source RISC-V MCU core in Verilog

    SystemVerilog

  3. Parity_bit Parity_bit Public

  4. Lab1_nov2021 Lab1_nov2021 Public

    SystemVerilog

  5. NeoStudy NeoStudy Public

    Java

  6. Gowin Gowin Public

    Different project with Gowin fpga

    GLSL