CSE331 - Computer Organization


Homework 3 - Report

Ahmet Tuğkan Ayhan

1901042692

PART 1

State Diagram



Truth Table & Boolean Expression

				Truth	Table				
Sa	S,	So	5	ρO	11_32	n <u>a</u>	n _{ep}	no	:
0000001111111111	00011100011	00-0040404	O1XXXXXXXXX	××××××××××××××××××××××××××××××××××××××	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	00000111100	001100011	0,40400400	
Booleon Expressions									
$s_2 = s_2' s_1 s_0' \rho O + s_2' s_1 s_0 + s_2 s_1' s_0' + s_2 s_1' s_0 + 32'$									

$$n_{2} = s_{2}' s_{1} s_{0}' pO + s_{2}' s_{1} s_{0} + s_{2} s_{1}' s_{0}' + s_{2} s_{1}' s_{0} | + 32'$$

$$n_{1} = s_{2}' s_{1}' s_{0} + s_{2}' s_{1} s_{0}' pO' + s_{2} s_{1}' s_{0}' (| + 32 + | + 32')$$

$$n_{2} = s_{2}' s_{1}' s_{0}' s_{0} + s_{2}' s_{1} s_{0}' pO' + s_{2} s_{1}' s_{0}'$$

PART 2

TESTBENCH RESULTS OF ALL OF MY MODULES

Module: half adder tb

```
# Top level modules:
# half_adder_tb
ModelSim> vsim work.half_adder_tb
# vsim work.half_adder_tb
# Loading work.half_adder_tb
# Loading work.half_adder
VSIM 4> step -current
# Time: 0, valuel: 0, value2: 0, sum: 0, carry_out: 0
# Time: 20, valuel: 0, value2: 1, sum: 1, carry_out: 0
# Time: 40, valuel: 1, value2: 0, sum: 1, carry_out: 0
# Time: 60, valuel: 1, value2: 1, sum: 0, carry_out: 1
```

Module: full_adder_tb

Module: adder 4bit tb

!!! I checked overflow condition in 4 bit adder, because of that numbers here are signed values and as you can see at Time: 60, 6 + 7 + (carry_in) = 14 will give overflow because 14 (1110) is a negative number in two's complement system and we can't find a negative value from the sum of two positive numbers.

!!! In pdf there was no rule about using signed or unsigned values except for mult32 so I used signed values in 4 bit adders in order to detect overflow which later I used in adder_32bit, sub_32bit and slt_32bit

```
# Loading work.adder_4bit_tb
# Loading work.adder_4bit
# Loading work.full_adder
# Loading work.half_adder
VSIM6> step -current
# Time: 0, valuel: 0000(0), value2: 0001(1), carry_in: 0, sum: 0001(1), carry_out: 0, overflow: 0
# Time: 20, valuel: 0010(2), value2: 0011(3), carry_in: 1, sum: 0110(6), carry_out: 0, overflow: 0
# Time: 40, value1: 0100(4), value2: 0101(5), carry_in: 0, sum: 1001(-7), carry_out: 0, overflow: 1
# Time: 60, value1: 0110(6), value2: 0111(7), carry_in: 1, sum: 1110(-2), carry_out: 0, overflow: 1
# Time: 80, value1: 1000(-8), value2: 1001(-7), carry_in: 0, sum: 0001(1), carry_out: 1, overflow: 1
# Time: 100, value1: 1010(-6), value2: 1011(-5), carry_in: 1, sum: 0110(6), carry_out: 1, overflow: 1
# Time: 120, value1: 1100(-4), value2: 1101(-3), carry_in: 0, sum: 1001(-7), carry_out: 1, overflow: 0
# Time: 140, value1: 1110(-2), value2: 1111(-1), carry_in: 1, sum: 1110(-2), carry_out: 1, overflow: 0
```

Module: adder_32bit_tb

!!! In first parentheses I showed hexadecimal representation of the 32 bit binary values!!! In second parentheses I showed decimal representation of the 32 bit binary values!!! In this module I also used signed values for the testbench

```
# Time : 0
# valuel: 00000000000000011000011010100000 (000186a0) (
                                                      100000)
# value2: 00000000000000110000110101000000 (00030d40) ( 200000)
# sum : 000000000000100100101111100001 (000493e1) ( 300001)
# carry in : 1 carry out: 0 overflow: 0
# Time : 20
# valuel: 100000000000000000000000000000 (80000000) (-2147483648)
# value2: 01111111111111111111111111111 (7fffffff) ( 2147483647)
     # carry in : 1 carry out: 1 overflow: 0
# Time : 40
# value1: 000100100011010001011001111000 (12345678) ( 305419896)
# value2: 10000111011001010100001100100001 (87654321) (-2023406815)
# sum : 1001100110011001100110011001 (99999999) (-1717986919)
# carry in : 0 carry out: 0 overflow: 0
# Time : 60
# valuel: 0111111111111111111111111111 (7fffffff) ( 2147483647)
sum : 1000000000000000000000000000000000 (80000000) (-2147483648)
 carry_in : 0 carry_out: 0 overflow: 1
```

Module: sub_32bit_tb

!!! In second example, the result give overflow because the equation is A - B which also equals A + (-B) and A is a negative number as we used signed numbers, B is a positive value but -B is negative. When we tried to sum up those two negative numbers we found a positive number. Thus, this is a overflow.

```
# Time : 0
# value1: 00000000000000110110010000001110 (0003640e) (
                                           200000)
# value2: 000000000000000110000110101000000 (00030d40) (
# result: 000000000000000001011011001110 (000056ce) (
                                            22222) - overflow: 0
# valuel: 10000000000000000000000000000000000 (80000000) (-2147483648)
# value2: 01111111111111111111111111111 (7fffffff) ( 2147483647)
1) - overflow: 1
# Time : 40
# valuel: 00001011111010111100000111111111 (0bebc1ff) ( 199999999)
# result: 000010111110101111000001111111110 (Obebclfe) ( 199999998) - overflow: 0
# value1: 00000101010111010100101010000000 (055d4a80) ( 90000000)
# value2: 0000000010101010011000111 (00a98ac7) ( 11111111)
# result: 0000010010110011101111111110111001 (04b3bfb9) ( 78888889) - overflow: 0
-1) - overflow: 0
```

Module: and_32bit_tb

```
VSIM 13> vsim work.and 32bit tb
# vsim work.and 32bit tb
# Loading work.and 32bit tb
# Loading work.and 32bit
VSIM 14> step -current
# Time : 0
# value1 : 111100000000000111100000000000 (f000f000) (4026593280)
# value2 : 0000111100000000000010000000000 (0f001000) ( 251662336)
# result : 000000000000000000000000000000 (00001000) ( 4096)
# Time : 20
# valuel : 11111111111111110000000000000000 (ffff0000) (4294901760)
# value2 : 000000000000000111111111111111 (0000ffff) ( 65535)
# Time : 40
# valuel : 00001111000011110000111100001111 (0f0f0f0f) ( 252645135)
# value2 : 00001010000010100000101000001010 (0a0a0a0a) ( 168430090)
# result : 00001010000010100000101000001010 (0a0a0a0a) ( 168430090)
# Time : 60
# valuel : 10101010101010101010101010101010 (aaaaaaaa) (2863311530)
# value2 : 11111111111111111111111111111 (fffffff) (4294967295)
# result : 101010101010101010101010101010 (aaaaaaaa) (2863311530)
```

Module: or 32bit tb

```
ModelSim> vsim work.or 32bit tb
# vsim work.or 32bit tb
# Loading work.or 32bit tb
# Loading work.or 32bit
VSIM 4> step -current
# value1 : 1111000000000000111100000000000 (f000f000) (4026593280)
# value2 : 000011110000000000010000000000 (0f001000) ( 251662336)
# result : 1111111100000000111100000000000 (ff00f000) (4278251520)
# Time : 20
# value1 : 11111111111111110000000000000000 (ffff0000) (4294901760)
# value2 : 000000000000000001111111111111111 (0000ffff) (
# Time : 40
# value1 : 00001111000011110000111100001111 (0f0f0f0f) ( 252645135)
# value2 : 00001010000010100000101000001010 (0a0a0a0a) ( 168430090)
# result : 00001111000011110000111100001111 (0f0f0f0f) ( 252645135)
# Time : 60
# value1 : 101010101010101010101010101010 (aaaaaaaa) (2863311530)
```

Module: xor_32bit_tb

```
ModelSim> vsim work.xor 32bit tb
# vsim work.xor 32bit tb
# Loading work.xor 32bit tb
# Loading work.xor 32bit
VSIM 4> step -current
# Time : 0
# value1 : 1111000000000000111100000000000 (f000f000) (4026593280)
# value2 : 0000111100000000000100000000000 (0f001000) ( 251662336)
# result : 1111111100000000111000000000000 (ff00e000) (4278247424)
# Time : 20
# value1 : 111111111111111110000000000000000 (ffff0000) (4294901760)
# value2 : 000000000000000001111111111111111 (0000ffff) (
# Time : 40
# value1 : 00001111000011110000111100001111 (0f0f0f0f) ( 252645135)
# value2 : 00001010000010100000101000001010 (0a0a0a0a) ( 168430090)
# result : 00000101000001010000010100000101 (05050505) ( 84215045)
# Time : 60
# valuel : 10101010101010101010101010101010 (aaaaaaaa) (2863311530)
# result : 01010101010101010101010101010101 (55555555) (1431655765)
```

Module: nor_32bit_tb

```
m nunsuipt —
ModelSim> vsim work.nor 32bit tb
# vsim work.nor 32bit tb
# Loading work.nor_32bit_tb
# Loading work.nor 32bit
VSIM 4> step -current
# Time : 0
# valuel : 1111000000000000111100000000000 (f000f000) (4026593280)
# value2 : 0000111100000000000100000000000 (0f001000) ( 251662336)
# result : 000000001111111110000111111111111 (00ff0fff) ( 16715775)
# Time : 20
# value1 : 1111111111111111100000000000000000 (ffff0000) (4294901760)
# value2 : 000000000000000001111111111111111 (0000ffff) ( 65535)
# Time : 40
# value1 : 000011110000111100001111 (0f0f0f0f) ( 252645135)
# value2 : 00001010000010100000101000001010 (0a0a0a0a) ( 168430090)
# result : 11110000111100001111000011110000 (f0f0f0f0f) (4042322160)
# Time : 60
# value1 : 10101010101010101010101010101010 (aaaaaaaa) (2863311530)
```

Module: not_32bit_tb

Module: slt 32bit tb

```
# Loading work.slt 32bit tb
# Loading work.slt 32bit
# Loading work.sub_32bit
# Loading work.not 32bit
# Loading work.adder 32bit
# Loading work.adder 4bit
# Loading work.full adder
# Loading work.half adder
# Loading work.mux2x1 32bit
# Loading work.mux2x1
VSIM 4> step -current
# Time : 0
# valuel : 000000000000111111111111111110000 (000ffff0) ( 1048560)
value2: 0000000000001111111111111111111 (000fffff) ( 1048575)
    # Time : 20
# value1 : 01000000000000000000000000000 (4000000) (1073741824)
# value2 : 0011111111111111111111111111111 (3fffffff) (1073741823)
# Time : 40
# Time : 60
# Time : 80
# valuel : 1111111111110000000000000000000 (fff00000) ( -1048576)
# slt : 1111111111111111111111111111111
```

!!! slt works as it should be but I just Want to mention that, when the most significant bit is 1 value becomes negative, thus even 0 is bigger than that value (Time:80) and because of that slt is equal to 1

Module: mux2x1_tb

```
# vsim work.mux2x1_tb
# Loading work.mux2x1_tb
# Loading work.mux2x1
VSIM 7> step -current
#
# Time : 0
# input1: 1 - input2: 0
# select: 0
# result: 1
#
# Time : 20
# input1: 1 - input2: 0
# select: 1
# result: 0
```

Module: mux8x1 tb

```
# vsim work.mux8x1 tb
# Loading work.mux8x1 tb
# Loading work.mux8xl
# Loading work.mux2x1
VSIM 15> step -current
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
select: 000
result: 1
# Time : 20
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
# select: 001
# result: 1
# Time : 40
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
# select: 010
# result: 1
# Time : 60
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
# select: 011
# result: 0
# Time : 80
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
select: 100
# result: 0
# Time : 100
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
select: 101
# result: 1
# Time : 120
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
select: 110
# result: 0
# Time : 140
# input0: 1 - input1: 1 - input2: 1 - input3: 0 - input4: 0 - input5: 1 - input6: 0 - input7: 1
# select: 111
# result: 1
```

Module: mux2x1_32bit_tb

```
# Loading work.mux2x1_32bit_tb
# Loading work.mux2x1_32bit
# Loading work.mux2x1
VSIM 5> step -current
# Inputs(32 bit -> hexadecimal)
# -----
# 0) aaaaaaaa
# 1) 11111111
#
# Time : 5
# select: 0
# result: aaaaaaaa
#
# Time : 20
# select: 1
# result: 1111111
```

Module: mux8x1 32bit tb

```
# Inputs(32 bit -> hexadecimal)
# -----
# 0) ffffffff
# 1) eeeeeeee
# 2) dddddddd
# 3) ccccccc
# 4) bbbbbbbb
# 5) aaaaaaaa
# 6) 99999999
# 7) 88888888
# Time : 5
# select: 000
# result: ffffffff
# Time : 20
# select: 001
# result: eeeeeee
# Time : 40
# select: 010
# result: dddddddd
#
# Time : 60
# select: 011
# result: ccccccc
# Time : 80
# select: 100
# result: bbbbbbbb
# Time : 100
# select: 101
# result: aaaaaaaa
# Time : 120
# select: 110
# result: 99999999
# Time : 140
# select: 111
# result: 88888888
```

ALU TESTBENCH RESULTS

First Test

```
VSIM 32> step -current
# Time : 0 - Select: 000
# valuel: 01110111011101110111011101110111 (77777777)
                                                             ADD
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 10000110100001101000011010000110 (86868686)
# Time : 20 - Select: 001
# valuel: 01110111011101110111011101110111 (77777777)
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 01111000011110000111100001111000 (78787878)
# Time : 40 - Select: 010
# valuel: 01110111011101110111011101110111 (77777777)
                                                             SUB
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 01101000011010000110100001101000 (68686868)
# Time : 60 - Select: 011
# valuel: 01110111011101110111011101110111 (77777777)
                                                             MULT
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# Time : 80 - Select: 100
# valuel: 01110111011101110111011101110111 (77777777)
                                                             SLT
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# Time : 100 - Select: 101
# value1: 01110111011101110111011101110111 (77777777)
                                                             NOR
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 1000000010000000100000010000000 (80808080)
# Time : 120 - Select: 110
# value1: 01110111011101110111011101110111 (77777777)
                                                              and
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 00000111000001110000011100000111 (07070707)
# Time : 140 - Select: 111
# valuel: 01110111011101110111011101110111 (77777777)
# value2: 00001111000011110000111100001111 (0f0f0f0f)
# result: 01111111011111110111111101111111 (7f7f7f7f)
```

Second Test

```
# Time : 160 - Select: 000
# valuel: 1010101010101010101010101010101010 (aaaaaaaa)
                                                              ADD
# value2: 00110011001100110011001100110011 (33333333)
# result: 11011101110111011101110111011101 (dddddddd)
# Time : 180 - Select: 001
# valuel: 10101010101010101010101010101010 (aaaaaaaa)
                                                              XOR
# value2: 00110011001100110011001100110011 (33333333)
# result: 10011001100110011001100110011001 (99999999)
# Time : 200 - Select: 010
# valuel: 10101010101010101010101010101010 (aaaaaaaa)
                                                             SUB
# value2: 00110011001100110011001100110011 (33333333)
# result: 01110111011101110111011101110111 (77777777)
# Time : 220 - Select: 011
# value1: 1010101010101010101010101010101010 (aaaaaaaa)
                                                              MULT
# value2: 00110011001100110011001100110011 (33333333)
# Time : 240 - Select: 100
# valuel: 10101010101010101010101010101010 (aaaaaaaa)
                                                              SLT
# value2: 0011001100110011001100110011 (33333333)
# Time : 260 - Select: 101
# valuel: 1010101010101010101010101010101 (aaaaaaaa)
                                                               NOR
# value2: 00110011001100110011001100110011 (33333333)
# result: 01000100010001000100010001000100 (44444444)
# Time : 280 - Select: 110
# valuel: 1010101010101010101010101010101010 (aaaaaaaa)
                                                               AND
# value2: 00110011001100110011001100110011 (33333333)
# result: 00100010001000100010001000100010 (22222222)
# Time : 300 - Select: 111
# valuel: 10101010101010101010101010101010 (aaaaaaaa)
# value2: 00110011001100110011001100110011 (33333333)
# result: 10111011101110111011101110111011 (bbbbbbbb)
```

My Modules and Their Parameters

half_adder (value1, value2, sum, carry_out)

full_adder (value1, value2, sum, carry_out, carry_in)

adder_4bit (value1, value2, sum, carry_out, carry_in, overflow)

• adder_32bit (value1, value2, sum, carry_out, carry_in, overflow)

• and_32bit (value1, value2, result)

• or_32bit (value1, value2, result)

• xor_32bit (value1, value2, result)

nor_32bit (value1, value2, result)

not_32bit (value, result)

• sub_32bit (value1, value2, result, overflow)

slt_32bit (value1, value2, slt)

• mux2x1 (input1, input2, select, result)

• mux2x1_32bit (input1, input2, select, result)

• mux8x1 (input1, input2, ..., input8, select, result)

• mux8x1_32bit (input1, input2, ..., input8, select, result)

• alu_32bit (value1, value2, select, result)

!! Every module has their own testbench module so I didn't include them here.

!! There are total of 32 modules (16 module + 16 testbench module)