Popular repositories Loading

1. NetList-Viewer-and-Simulator NetList-Viewer-and-Simulator Public

   A python program that parses a verilog netlist (.vm) files and generates a graph and simulates the file with user inputs.

   Python 6

2. VLIW-Architecture VLIW-Architecture Public

   A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.

   Verilog 5

3. Sim-File-Generator Sim-File-Generator Public

   A python program that generates a .sim file from a input boolean expression.

   Python 3

4. VLSI-Design-Practice VLSI-Design-Practice Public

   C 2

5. Computer-Networking-Practice Computer-Networking-Practice Public

   Python 2

6. 16-bit-Kogge-Stone-Adder 16-bit-Kogge-Stone-Adder Public

   Verilog 2 1