

Load word lw rt, address	0x23	rs	rt	offset	Load 32-bit word at address into register rt.
	6	5	5	16	

Store word sw rt, address	0x2b	rs	rt	offset	Store the word from register rt at address.
	6	5	5	16	

Addition (without overflow) addu rd, rs, rt	0	rs	rt	rd	0	0x21	Put the sum of the register rs and rt into register rd
	6	5	5	5	5	6	

Subtract (with overflow) sub rd, rs, rt	0	rs	rt	rd	0	0x22	
	6	5	5	5	5	6	

AND immediate andi rt, rs, imm	0xc	rs	rt	imm	Put the logical AND of register rs and the zero-extended immediate into register rt
	6	5	5	16	

OR or rd, rs, rt	0	rs	rt	rd	0	0x25	Put the logical OR of registers rs and rt into register rd.
	6	5	5	5	5	6	

Set less than slt rd, rs, rt	0	rs	rt	rd	0	0x2a	
	6	5	5	5	5	6	

Branch on equal beq rs, rt, label	4	rs	rt	offset	Conditionally branch the number of instructions specified by the offset if register rs equals rt.
	6	5	5	16	

Jump j target	2	target	Unconditionally jump to the instruction at target.
	6	26	