CMOS-VLSI-Final-Project SISO 8-bit Multiplier Layout made in the Cadence Virtuoso Design Environment Logisim model representation Contributors Thomas Bivins Patrick Cook Josue Lugo Roldan