

CSE306 (Computer Architecture Sessional)

A Report On
Floating Point Adder

Contributor Student ID:

1705068

1705069

1705070

1705071

1705074

Section: B

Subsection: **B1**

Group NO: 3

Introduction:

Floating point is a representation of non-integral numbers. It is also called Fixed Point Binary. Like scientific notation, numbers are represented as a single nonzero digit to the left of the floating-point. In normalized form, the representation consists of sign, exponent and fraction fields such that:

$$(-1)^{Sign} * (1 + Fraction) * 2^{(Exponent - Bias)}$$

To keep a binary number in normalized form, we need a base that we can increase or decrease by precisely the number of bits. The number must be shifted to have one nonzero digit to the left of the binary point.

We have cascaded four 4 bit ALU and used a shifter circuit to implement this adder circuit.

Problem Specification:

In this assignment, we design a floating-point adder circuit that takes two 16 bits long floating points as inputs and provides their sum, another 16 bits long floating point as output.

Required Flags:


- Overflow
- Underflow

We are to implement rounding also. The floating point numbers are given in the following form:

Sign 1 bit	Exponent 4 bit	Fraction 11 bit
---------------	-------------------	--------------------

Figure: 1 bit representation

Flowchart:



Block Diagram:




Figure 1: Block Diagram

Circuit Diagram:




Figure 2: Floating Point Adder




Figure 3: Align Block




Figure 4: Sign Computing Block

Component:

Component Name	Count
Comparator	4
Shifter	3
Negator	3
Bit Finder	1
Bit Extender	3
Splitter	20

Simulator:

Logisim 2.7.1

Discussion:

In this assignment, we have implemented a floating-point adder circuit. As the representation of the floating-point number was in Standard IEEE 754 format so, to implement the circuit, we used the well-known “comparison of exponent and shifting based algorithm,” and output was shown in normalized form. Also, rounding was done, and overflow and underflow were detected and displayed as output when it was necessary. The output is normalized and truncated.

While implementing the circuit, a minimum number of ICs were used. We used and gates, or gates, not gates, 4 bit full adders, 2-to-1 and 4-to-1 multiplexers and components such as comparators, shifters, negators, bit finder, bit extender and splitters. The circuit has been designed in such a way that a minimum number of gates is required.

After the implementation of the circuit, we verified it with some test cases. The testing process is slightly more tedious than the previous assignment as this implementation demanded more complacy than the previous one. Overall, we tried to make the design as efficient as possible.