Skip to content

thuchoang90/VexRiscv

 
 

Repository files navigation

About

A FPGA friendly 32 bit RISC-V CPU implementation

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages

  • Assembly 57.9%
  • Scala 30.4%
  • C++ 5.4%
  • C 4.3%
  • Makefile 1.0%
  • Tcl 0.4%
  • Other 0.6%