Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V EDK2 CI report for ALL architectures. #197

Closed
wants to merge 1 commit into from

Conversation

changab
Copy link
Member

@changab changab commented Feb 29, 2020

BZ: 2562
https://bugzilla.tianocore.org/show_bug.cgi?id=2562

This report was run on all architectures (IA32, X64, ARM, AARCH64, RISCV64)

This pull request is just for reviewing RISC-V CI report logs. Let component owners know RISC-V port on EDK2 passed CI test.

Signed-off-by: Abner Chang abner.chang@hpe.com

BZ: 2562
https://bugzilla.tianocore.org/show_bug.cgi?id=2562

This pull request is just for reviewing RISC-V CI report logs.
This report is CI runs on IA32, X64, ARM, AARCH64 and RISCV64.

Signed-off-by: Abner Chang <abner.chang@hpe.com>

Cc: Bret Barkelew <Bret.Barkelew@microsoft.com>
Cc: Sean Brogan <sean.brogan@microsoft.com>
Cc: Bob Feng <bob.c.feng@intel.com>
Cc: Leif Lindholm <leif@nuviainc.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Cc: Liming Gao <liming.gao@intel.com>
Cc: Ray Ni <ray.ni@intel.com>
Cc: Zhichao Gao <zhichao.gao@intel.com>
Cc: Jiewen Yao <jiewen.yao@intel.com>
Cc: Jian J Wang <jian.j.wang@intel.com>
Cc: Chao Zhang <chao.b.zhang@intel.com>
Cc: Xiaoyu Lu <xiaoyux.lu@intel.com>
Cc: Jiaxin Wu <jiaxin.wu@intel.com>
Cc: Siyuan Fu <siyuan.fu@intel.com>
Cc: Gilbert Chen <gilbert.chen@hpe.com>
Cc: Daniel Helmut Schaefer <daniel.schaefer@hpe.com>
@changab changab closed this Aug 3, 2020
@changab changab deleted the RISC-V-V2-CI-log-all-archs branch August 3, 2020 06:17
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
1 participant