Optimize FPGA design for clock frequency

[secworks]

It is quite possible that we could raise the clock frequency of the FPGA design. In order to do so we should analyze the timing after P&R and see what can be done. And then try to modify the design to improve the clock frequency.

[dehanj]

A first step is done, raising the frequency to 21 MHz - without doing much optimization.