Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Various FPGA fixes for yosys synthesis #21

Merged
merged 4 commits into from
Jan 25, 2019
Merged

Conversation

smunaut
Copy link
Contributor

@smunaut smunaut commented Sep 2, 2018

See individual commits descriptions for details

This doesn't work in recent yosys/{arachnepnr,nextpnr}, so manually
instantiate SB_IO

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
icecube doesn't care about init values, but yosys does and you can't
satisfy them with HW RAM module.

So here we remove all the init values and we make sure the reads are
not dependent on the reset line

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
…atches

If you don't assign all 'reg's in a process, this effectively describes
a latch, and the HW doesn't have any HW latches which leads yosys to create
a logic loop, which is definitely not good in FPGA !

Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
@bgamari
Copy link

bgamari commented Jan 24, 2019

What is the status of this, @tinyfpga?

@mithro
Copy link
Collaborator

mithro commented Jan 24, 2019

@tinyfpga Doesn't really have time to currently maintain this repo, so I'm helping move things forward so we can be compatible with this approach on UP5K devices like the the Tomu FPGA and other future boards.

It is unclear to me which of the three pull requests I should be merging at the moment;

@mithro
Copy link
Collaborator

mithro commented Jan 24, 2019

Do you know if this pull request works with the existing test suite? Has it been tested on actual TinyFPGA BX and B2 hardware?

@mithro mithro merged commit 858d1a9 into tinyfpga:master Jan 25, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants