# Processor Programming Reference (PPR) for AMD Family 19h Model 51h, Revision A1 Processors

## **Legal Notices**

## © 2020,2021 Advanced Micro Devices, Inc. All rights reserved.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD's products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale.

#### Trademarks:

AMD, the AMD Arrow logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

AGESA is a trademark of Advanced Micro Devices, Inc.

AMD Virtualization is a trademark of Advanced Micro Devices, Inc.

AMD-V is a trademark of Advanced Micro Devices, Inc.

Adobe is a registered trademark of Adobe.

CXL is a trademark of Compute Express Link Consortium, Inc.

DirectX is a registered trademark of Microsoft Corporation.

HDMI is a trademark of HDMI Licensing, LLC.

Infinity Fabric is a trademark of Advanced Micro Devices, Inc.

Linux is a registered trademark of Linus Torvalds.

Microsoft is a registered trademark of Microsoft Corporation.

OpenCL is a trademark of Apple, Inc. used by permission by Khronos Group, Inc.

OpenGL is a registered trademark of Hewlett Packard Enterprise.

PCI Express is a registered trademark of PCI-SIG Corporation.

PCIe is a registered trademark of PCI-SIG Corporation.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG ACTUAL OR DE FACTO VIDEO AND/OR AUDIO STANDARDS IS EXPRESSLY PROHIBITED WITHOUT ALL NECESSARY LICENSES UNDER APPLICABLE PATENTS. SUCH LICENSES MAY BE ACQUIRED FROM VARIOUS THIRD PARTIES INCLUDING, BUT NOT LIMITED TO, IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

## **List of Chapters**

- 1 Overview
- 2 Core Complex (CCX)
- 3 Reliability, Availability, and Serviceability (RAS) Features
- 4 System Management Unit (SMU)
- 5 Advanced Platform Management Link (APML)
- **6** SB Temperature Sensor Interface (SB-TSI)
- 7 Fusion Controller Hub (FCH)
- 8 System Hub (SYSHUB)

List of Namespaces List of Definitions Memory Map - MSR

**Memory Map - Main Memory** 

**Memory Map - PCICFG** 

**Memory Map - SMN** 

## **Table of Contents**

Over	view		
1.1	Intended Audience		
1.2	Reference Documents		
	1.2.1 Documentation Conventions		
1.3	Adobe® Reader		
	1.3.1 Adobe® Reader Configuration		
	1.3.1.1 Open Hyperlink Document in New Window		
	1.3.1.2 Show Toolbars		
	1.3.1.3 Show "Previous View" and "Next View" Buttons		
	1.3.2 Adobe® Reader Usage		
	1.3.2.1 Searching a Multiple Volume PPR		
	1.3.2.2 Cross-References and Hyperlinks		
	1.3.2.3 Expand Current Bookmark		
1.4	Conventions		
	1.4.1 Numbering		
	1.4.2 Arithmetic And Logical Operators		
	1.4.2.1 Operator Precedence and Associativity		
	1.4.3 Register Mnemonics		
	1.4.3.1 Logical Mnemonic		
	1.4.3.2 Physical Mnemonic		
	1.4.4 Register Format		
	1.4.4.1 A Register is a group of Register Instances		
	1.4.4.2 Register Physical Mnemonic, Title, and Name		
	1.4.4.3 Full Width Register Attributes		
	<ul><li>1.4.4.4 Register Description</li><li>1.4.4.5 Register Instance Table</li></ul>		
	O .		
	<ul><li>1.4.4.5.1 Content Ordering in a Row</li><li>1.4.4.5.2 Multiple Instances Per Row</li></ul>		
	1.4.4.5.3 MSR Access Method		
	1.4.4.5.3.1 MSR Per-Thread Example		
	1.4.4.5.3.2 MSR Range Example		
	1.4.4.5.4 BAR Access Method		
	1.4.4.5.4.1 BAR as a Register Reference		
	1.4.4.5.5 PCICFG Access Method		
	1.4.4.5.5.1 PCICFG Bus Implied to be 00h		
	1.4.4.5.6 Data Port Access Method		
	1.4.4.6 Register Field Format		
	1.4.4.7 Simple Register Field Format		
	1.4.4.8 Complex Register Field Format		
	1.4.4.9 Field Name is Reserved		
	1.4.4.10 Field Access Type		
	1.4.4.10.1 Conditional Access Type Expression		
	1.4.4.11 Field Reset		
	1.4.4.12 Field Initialization		
	1.4.4.13 Field Check		
	1.4.4.14 Field Valid Values		
	1.4.5 Revision History and Change Bar Notation		
1.5	Definitions		
1.6	Changes Between Revisions and Product Variations		
	1.6.1 Revision Conventions		

1.7	Package
	1.7.1 Package type
1.8	Processor Overview
	1.8.1 Features
Core	e Complex (CCX)
	Processor x86 Core
	2.1.1 Core Definitions
	2.1.2 Secure Virtual Machine Mode (SVM)
	2.1.2.1 BIOS support for SVM Disable
	2.1.2.1.1 Enable AMD Virtualization <sup>TM</sup>
	2.1.2.1.2 Disable AMD Virtualization <sup>TM</sup>
	2.1.2.1.3 Disable AMD Virtualization™, with a user supplied key
	2.1.3 Memory Encryption
	2.1.4 Effective Frequency
	2.1.5 Address Space
	2.1.5.1 Virtual Address Space
	2.1.5.2 Physical Address Space
	2.1.5.3 System Address Map
	2.1.5.3.1 Memory Access to the Physical Address Space
	2.1.5.3.1.1 Determining Memory Type
	2.1.6 Configuration Space
	2.1.6.1 MMIO Configuration Coding Requirements
	2.1.6.2 MMIO Configuration Ordering
	2.1.6.3 Processor Configuration Space
	2.1.7 PCI Configuration Legacy Access
	2.1.8 System Software Interaction With SMT Enabled
	2.1.9 Register Sharing
	2.1.10 Timers
	2.1.11 Interrupts
	2.1.11.1 System Management Mode (SMM)
	2.1.11.1.1 SMM Overview
	2.1.11.1.2 Mode and Default Register Values
	2.1.11.1.3 SMI Sources And Delivery
	2.1.11.1.4 SMM Initial State
	2.1.11.1.5 SMM Save State
	2.1.11.1.6 System Management State
	2.1.11.1.7 Exceptions and Interrupts in SMM
	2.1.11.1.8 The Protected ASeg and TSeg Areas
	2.1.11.1.9 SMM Special Cycles
	2.1.11.1.10 Locking SMM
	2.1.11.1.11 SMM Page Configuration Lock
	2.1.11.2 Local APIC
	2.1.11.2.1 Local APIC Functional Description
	2.1.11.2.1.1 Detecting and Enabling
	2.1.11.2.1.2 APIC Register Space
	2.1.11.2.1.3 ApicId Enumeration Requirements
	2.1.11.2.1.4 Physical Destination Mode
	2.1.11.2.1.5 Logical Destination Mode
	2.1.11.2.1.6 Interrupt Delivery
	2.1.11.2.1.7 Vectored Interrupt Handling
	2.1.11.2.1.8 Interrupt Masking
	2.1.11.2.1.9 Spurious Interrupts
	2.1.11.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt

3.1.4.2

**Error Simulation** 

	2.1.11.2.1	1.11 Lowest-Priority Interrupt Arbitration
	2.1.11.2.	5 1
	2.1.11.2.	•
	2.1.11.2.	
	2.1.11.2.	
	2.1.11.2.2	
		CPUID Instruction
	2.1.12.1	CPUID Instruction Functions
		MSR Registers
	2.1.13.1	S .
	2.1.13.2	<u>–</u>
	2.1.13.3	
	2.1.13.4	
		Performance Monitor Counters
	2.1.14.1	RDPMC Assignments
	2.1.14.2	<u> </u>
	2.1.14.3	
	2.1.14.3.	
	2.1.14.3.	• , ,
	2.1.14.3.	
	2.1.14.3.4	
	2.1.14.3.	
	2.1.14.3.0	
	2.1.14.4	
	2.1.14.4.	
	2.1.15	
		Instruction Based Sambling (185)
Relia		Instruction Based Sampling (IBS) allability, and Serviceability (RAS) Features
Relia 3.1	bility, Ava	nistruction Based Sampling (185)  nilability, and Serviceability (RAS) Features  e Check Architecture
	bility, Ava	nilability, and Serviceability (RAS) Features e Check Architecture
	<b>bility, Ava</b> Machin	ailability, and Serviceability (RAS) Features e Check Architecture Overview
	<b>bility, Ava</b> Machin 3.1.1	nilability, and Serviceability (RAS) Features e Check Architecture
	bility, Ava Machin 3.1.1 3.1.1.1	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions
	<b>bility, Ava</b> Machin 3.1.1 3.1.1.1 3.1.1.2	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2 3.1.2	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2 3.1.2.1 3.1.2.2	Ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2 3.1.2.1 3.1.2.2 3.1.2.2	Ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2.1 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.3	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2.1 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.3 3.1.2.2.3	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.4 3.1.2.2.4 3.1.2.3	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.2.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.3 3.1.2.2.3 3.1.2.3 3.1.2.3	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.2.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.3 3.1.2.2.4 3.1.2.3 3.1.3.1	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.3 3.1.2.2.3 3.1.2.2.4 3.1.3.3 3.1.3.1 3.1.3.1	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes Extended Error Codes
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.2.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.4 3.1.2.3 3.1.3.3 3.1.3.1 3.1.3.2 3.1.3.3 3.1.3.4 3.1.3.5	ailability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes Extended Error Codes DOER and SEER State
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3.1 3.1.1.3.2 3.1.2.2 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.4 3.1.2.2.3 3.1.2.2.4 3.1.3.3 3.1.3.1 3.1.3.2 3.1.3.1 3.1.3.2 3.1.3.6	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes Extended Error Codes DOER and SEER State MCA Overflow Recovery
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3 3.1.1.3.1 3.1.1.3.2 3.1.2.1 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.3 3.1.2.2.4 3.1.2.3 3.1.3.3 3.1.3.1 3.1.3.2 3.1.3.3 3.1.3.1 3.1.3.5 3.1.3.6 3.1.3.7	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes Extended Error Codes DOER and SEER State MCA Overflow Recovery MCA Recovery
	bility, Ava Machin 3.1.1 3.1.1.1 3.1.1.2 3.1.1.3.1 3.1.1.3.2 3.1.2.2 3.1.2.2 3.1.2.2.1 3.1.2.2.2 3.1.2.2.3 3.1.2.2.4 3.1.2.2.3 3.1.2.2.4 3.1.3.3 3.1.3.1 3.1.3.2 3.1.3.1 3.1.3.2 3.1.3.6	chilability, and Serviceability (RAS) Features e Check Architecture Overview Legacy Machine Check Architecture Machine Check Architecture Extensions Use of MCA Information Error Management Fault Management Machine Check Registers Global Registers Machine Check Banks Legacy MCA Registers Legacy MCA MSRs MCAX Registers MCAX MSRs Access Permissions Machine Check Errors Error Severities Exceptions and Interrupts Error Codes Extended Error Codes DOER and SEER State MCA Overflow Recovery

5

	3.1.5	Software Guidelines
	3.1.5.1	Recognizing MCAX Support
	3.1.5.2	Communicating MCAX Support
	3.1.5.3	Machine Check Initialization
	3.1.5.4	Determining Bank Count
	3.1.5.5	Determining Bank Type
	3.1.5.6	Recognizing Error Type
	3.1.5.7	Machine Check Error Handling
3.2	Machin	e Check Architecture Implementation
	3.2.1	Implemented Machine Check Banks
	3.2.2	Implemented Machine Check Bank Registers
	3.2.3	Mapping of Banks to Blocks
	3.2.4	Decoding Error Type
	3.2.5	MCA Banks
	3.2.5.1	
	3.2.5.2	
	3.2.5.3	
	3.2.5.4	
	3.2.5.5	
	3.2.5.6	FP
Sycto		gement Unit (SMU)
4.1		egisters
4.1		
4.2		l (THM)
A day	4.2.1	Registers
5.1	Overvie	form Management Link (APML)
5.1		Definitions
5.2		
5,2		s Characteristics
	5.2.1	SMBus Protocol Support I2C Support
гэ		ocessor Information
5.3		SBI Processor Pins
	5.3.1.1	
<b>-</b> 1	5.3.2	Processor States
5.4	SBI Pro	
	5.4.1	SBI Modified Block Write-Block Read Process Call
	5.4.2	SBI Remote Management Interface (SB-RMI)
	5.4.2.1	SB-RMI Processor State Access
	5.4.2.1.1	9
	5.4.2.1.2	o de la companya de
	5.4.2.1.3	
	5.4.2.2	SB-RMI Mailbox Service
	5.4.2.2.1	1
	5.4.2.3	SB-RMI Boot code status
	5.4.2.4	SB-RMI Register Access
	5.4.2.4.1	8
	5.4.2.4.2	9
	5.4.2.5	SB-RMI Alert
	5.4.3	SBI Error Detection and Recovery
	5.4.3.1	Error Detection
	5.4.3.1.1	
	5.4.3.1.2	Packet Error Correction (PEC)
	54313	Rus Timeouts

		3.4.3.2	End Recovery
		5.4.3.2.1	SBI Bus Reset
	5.5	SBI Phy	ysical Interface
		5.5.1	SBI SMBus Address
		5.5.2	SBI Bus Timing
	5.6	SB-RM	I Registers
6	SB T		re Sensor Interface (SB-TSI)
	6.1	Övervie	
		6.1.1	Definitions
	6.2	SB-TSI	Protocol
			SB-TSI Send/Receive Byte Protocol
		6.2.1.1	SB-TSI Address Pointer
			SB-TSI Read/Write Byte Protocol
			Alert Behavior
			Atomic Read Mechanism
			SB-TSI Temperature and Threshold Encodings
		6.2.6	SB-TSI Temperature Offset Encoding
	6.3		Physical Interface
	0.5		SB-TSI SMBus Address
		6.3.2	SB-TSI Bus Timing
		6.3.3	SB-TSI Bus Electrical Parameters
	6.4		Registers
7			ller Hub (FCH)
-	7.1	FCH O	· · ·
		7.1.1	Acronyms
			Functional
		713	MMIO Programming for Legacy Devices
		7.1.4	eSPI
		7.1.5	eSPI LPC Bus Interface
		7.1.5.1	Read/Write SPI Flash through LPC
		7.1.5.2	Enabling SPI 100
		7.1.5.3	<u>o</u>
		7.1.5.3.1	- , , ,
		7.1.6	FCH Register Access Information Guide
		7.1.7	Address Mapping Table
	7.2	Registe	11 0
		7.2.1	I/O Advanced Programmable Interrupt Control
		7.2.1.1	IOAPIC Registers
		7.2.2	Shadow System Counter
		7.2.2.1	Functional Description
		7.2.2.2	Registers
		7.2.3	ISA Bridge
		7.2.3.1	Device 14h Function 3 (LPC Bridge) Configuration Registers
		7.2.3.2	LPC Serial Peripheral Interface (SPI) Registers
		7.2.3.3	eSPI Registers
		7.2.4	GPIO Pin control registers
		7.2.4.1	IOMUX Registers
8	Syste	em Hub (S	
	8.1	Overvie	·
	8.2	USB	
		8.2.1	USB 3.1 – PD I2C Target Registers

## **List of Figures**

Figure 1:	Adobe® Reader Hyperlink Opens New Window Configuration
Figure 2:	Adobe® Reader Select Between Opened Files
Figure 3:	Adobe® Reader Show Toolbars Configuration
Figure 4:	Adobe® Reader Prev/Next Buttons
Figure 5:	Adobe® Reader Searching a Multiple Volume PPR
Figure 6:	Adobe® Reader Expand Current Bookmark Button
Figure 7:	Register Physical Mnemonic, Title, and Name
Figure 8:	Full Width Register Attributes
Figure 9:	Register Description
Figure 10:	Register Instance Table: Content Ordering in a Row
Figure 11:	Register Instance Table: MSR Example
Figure 12:	Register Instance Table: MSR Range Example

Register Instance Table: BAR as Register Reference

Figure 15: Register Instance Table: Data Port Select Figure 16: Simple Register Field Example

Figure 13:

Figure 14:

Figure 17: Register Field Sub-Row for {Reset,AccessType,Init,Check}

Register Instance Table: Bus Implied to be 00h

Figure 18: Register Field Sub-Row for Description
Figure 19: Register Field Sub-Row for Valid Value Table
Figure 20: Register Field Sub-Row for Valid Bit Table

Figure 21: Revision History Format Example

Figure 22: Change Notation Example Figure 23: Register Sharing Domains Figure 24: Instance Parameters Figure 25: SBI Transmission Protocol

Figure 26: RTS Thermal Management Example Figure 27: SB-TSI Thermal Management Example

Figure 28: Alert Assertion Diagram

Table 50:

MCA\_STATUS\_FP

## **List of Tables**

Table 1:	Reference Documents Listing
Table 2:	Arithmetic and Logical Operator Definitions
Table 3:	Function Definitions
Table 4:	Operator Precedence and Associativity
Table 5:	Register Mnemonic Definitions
Table 6:	Logical Mnemonic Definitions
Table 7:	Physical Mnemonic Definitions
Table 8:	AccessType Definitions
Table 9:	Reset Type Definitions
Table 10:	Init Type Definitions
Table 11:	Definitions
Table 12:	Package Definitions
Table 13:	PCI Device ID Assignments.
Table 14:	Definitions
Table 15:	SMM Initial State
Table 16:	SMM Save State
Table 17:	ICR Valid Combinations
Table 18:	PMC_Definitions
Table 19:	Machine Check Terms and Acronyms
Table 20:	Legacy MCA MSR Layout
Table 21:	MCAX MSR Layout
Table 22:	MCAX Implementation-Specific Register Layout
Table 23:	Error Overwrite Priorities
Table 24:	Error Scope Hierarchy
Table 25:	Error Code Types
Table 26:	Error code: transaction type (TT)
Table 27:	Error codes: cache level (LL)
Table 28:	Error codes: memory transaction type (RRRR)
Table 29:	Blocks Capable of Supporting MCA Banks
Table 30:	Mapping of Blocks to MCA_IPID[HwId] and MCA_IPID[McaType]
Table 31:	Legacy MCA Registers
Table 32:	MCAX Registers
Table 33:	Core MCA Bank to Block Mapping
Table 34:	Non-core MCA Bank to Block Mapping
Table 35:	MCA_STATUS_LS
Table 36:	MCA_ADDR_LS
Table 37:	MCA_SYND_LS Register
Table 38:	MCA_STATUS_IF
Table 39:	MCA_ADDR_IF
Table 40:	MCA_SYND_IF Register
Table 41:	MCA_STATUS_L2
Table 42:	MCA_ADDR_L2
Table 43:	MCA_SYND_L2 Register
Table 44:	MCA_STATUS_DE
Table 45:	MCA_ADDR_DE
Table 46:	MCA_SYND_DE Register
Table 47:	MCA_STATUS_EX
Table 48:	MCA_ADDR_EX
Table 49:	MCA_SYND_EX Register

Table 51:	MCA_ADDR_FP
Table 52:	MCA_SYND_FP Register
Table 53:	APML Definitions
Table 54:	SB-RMI Functions
Table 55:	SB-RMI Read Processor Register Command Protocol
Table 56:	SB-RMI Read CPUID Command Protocol
Table 57:	SB-RMI Read Data/Status Command Protocol
Table 58:	SB-RMI Load Address Command Protocol
Table 59:	SB-RMI Write Processor Register Command Protocol
Table 60:	SB-RMI Status Codes
Table 61:	SB-RMI Soft Mailbox Message
Table 62:	SB-RMI Soft Mailbox Error Code
Table 63:	SB-RMI Register Block Write Protocol
Table 64:	SB-RMI Register Block Read Protocol
Table 65:	SB-RMI Register Write Byte Protocol
Table 66:	SB-RMI Register Read Byte Protocol
Table 67:	SB-TSI Definitions
Table 68:	SB-TSI CPU Temperature and Threshold Encoding Examples
Table 69:	SB-TSI Temperature Offset Encoding Examples
Table 70:	SB-TSI Address Encodings
Table 71:	List of Acronyms used in FCH
Table 72:	Register Access Information
T 11 TO	4.11 6 3.6 .

Address Space Mapping

IOMUX Function Table

New I2C Control Signals

Table 73:

Table 74: Table 75:

#### 1 Overview

#### 1.1 Intended Audience

This document provides the processor behavioral definition and associated design notes. It is intended for platform designers and for programmers involved in the development of BIOS functions, drivers, and operating system kernel modules.

#### 1.2 Reference Documents

*Table 1: Reference Documents Listing* 

Labet 1. Reference Documents Disting		
Term	Description	
docAPM1	AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.	
docAPM2	AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.	
docAPM3	AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.	
docAPM4	AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.	
docAPM5	AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.	
docACPI	Advanced Configuration and Power Interface (ACPI) Specification. <a href="http://www.acpi.info">http://www.acpi.info</a> .	
docASF	Alert Standard Format Specification. <a href="http://dmtf.org/standards/asf">http://dmtf.org/standards/asf</a> .	
docATA	AT Attachment with Packet Interface. <a href="http://www.t13.org">http://www.t13.org</a> .	
docDP	VESA DisplayPort Standard. <a href="http://www.vesa.org/vesa-standards">http://www.vesa.org/vesa-standards</a> .	
docIOMMU	AMD I/O Virtualization Technology Specification, order# 48882.	
docI2C	I2C Bus Specification. http://www.nxp.com/documents/user_manual/UM10204.pdf	
docJEDEC	JEDEC Standards. <a href="http://www.jedec.org">http://www.jedec.org</a> .	
docPCIe	PCI Express® Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a> .	
docPCIlb	PCI Local Bus Specification. <a href="http://www.pcisig.org">http://www.pcisig.org</a> .	
docRevG	Revision Guide for AMD Family 19h Models 50h-5Fh Processors, order #56809.	
docSATA	Serial ATA Specification. http://www.sata-io.org.	
docSDHC	Secure Digital Host Controller Standard Specification. <a href="https://www.sdcard.org">https://www.sdcard.org</a> .	
docAM4	Socket AM4 Processor Functional Data Sheet, order# 55509.	
docSFP6	AMD FP6 Processor Functional Data Sheet, order# 56177.	
docSMB	System Management Bus (SMBus) Specification. http://www.smbus.org.	
docUSB	Universal Serial Bus Specification. <a href="http://www.usb.org">http://www.usb.org</a> .	

## 1.2.1 **Documentation Conventions**

When referencing information found in external documents listed in Reference Documents, the "=>" operator is used. This notation represents the item to be searched for in the reference document. For example:

docExDoc => Header1 => Header2

is to have the reader use the search facility when opening referenced document "docExDoc" and search for "Header2". "Header2" may appear more than once in "docExDoc", therefore, referencing the one that follows "Header1". In that case, the easiest way to get to Header2 is to use the search to locate Header1, then again to locate "Header2".

#### 1.3 Adobe® Reader

This section describes how to configure and use Adobe® Reader for the PPR PDFs.

Adobe Reader is the recommended tool for viewing PPR pdfs and can be downloaded at <a href="https://get.adobe.com/reader/">https://get.adobe.com/reader/</a>.

#### 1.3.1 Adobe® Reader Configuration

This section describes how to configure Adobe Reader for the PPR PDFs.

## 1.3.1.1 Open Hyperlink Document in New Window

The Open Hyperlink Document in New Window setting opens a new window for a hyperlink, instead of opening the hyperlink document in the same window.

• Only when deselected are previously opened files visible in the Windows® pull-down menu.

#### Edit->Preferences:

- Documents
  - Open Settings:
    - Deselect: Open cross-document links in same window




Figure 1: Adobe® Reader Hyperlink Opens New Window Configuration

Figure 2 shows how when hyperlinking from volume 2 to volume 1, that volume 2 is left open. The check indicates the foreground window.




Figure 2: Adobe® Reader Select Between Opened Files

#### 1.3.1.2 Show Toolbars

If Toolbars is not shown:

- View->Show/Hide->Toolbar Items->Show Toolbars
- The toolbar is needed to see the "Previous View" and "Next View" buttons.



Figure 3: Adobe® Reader Show Toolbars Configuration

## 1.3.1.3 Show "Previous View" and "Next View" Buttons

If the "Previous View" (left arrow) and "Next View" (right arrow) buttons are not shown:

• Right click on toolbar-> Page Navigation-> select "Previous View" and "Next View" items.



Figure 4: Adobe® Reader Prev/Next Buttons

## 1.3.2 Adobe® Reader Usage

This section describes how to use Adobe Reader for the PPR PDFs.

NOTE: PDF's are distributed in zip format. In order to search and hyperlink between PDF volumes, the zip contents must be extracted to a folder.

## 1.3.2.1 Searching a Multiple Volume PPR

The PPR is a multiple PDF document and searching all PDFs is performed as follows:

- The zip of PDF files must be extracted to a directory where the search will be performed. A search across multiple PDF files can not be performed from within a zip of PDF's.
- Open search by selecting Edit -> Advanced Search (Shift+Ctrl+F)
- Select "All PDF Documents in" and select "Browse for Location...", which opens the "Browse For Folder" window.
- In the "Browse For Folder" window, select the folder that contains the PPR PDFs that need to be searched, and select OK.




Figure 5: Adobe® Reader Searching a Multiple Volume PPR

## 1.3.2.2 Cross-References and Hyperlinks

A cross-reference is a link to a location within the same PDF. A hyperlink is a link to a location within a different PDF.

- For cross-references, use "Previous View" to return from the current location to the previous location.
- Hyperlinks between documents leave the current location unchanged in the PDF that contained the hyperlink.
- In order for hyperlinks to work properly the zip of PDF's must be extracted to a directory. Hyperlinks will not function within a zip of PDF's.

## 1.3.2.3 Expand Current Bookmark

The bookmark pane can highlight the current bookmark associated with the viewer pane by selecting the "expand current bookmark" button, as shown below.




Figure 6: Adobe® Reader Expand Current Bookmark Button

#### 1.4 Conventions

## 1.4.1 Numbering

- Binary numbers: Binary numbers are indicated either by appending a "b" at the end (e.g., 0110b) or by Verilog syntax (e.g., 4'b0110).
- Hexadecimal numbers: Hexadecimal numbers are indicated by appending an "h" to the end (e.g., 45F8h) or by Verilog syntax (e.g., 16'h45F8).
- Decimal numbers: A number is decimal if not specified to be binary or hex.
- Exception: Physical register mnemonics are implied to be hex without the h suffix.
- Underscores in numbers: Underscores are used to break up numbers to make them more readable. They do not imply any operation (e.g., 0110\_1100).

## 1.4.2 Arithmetic And Logical Operators

In this document, formulas generally follow Verilog conventions for logic equations.

*Table 2: Arithmetic and Logical Operator Definitions* 

5 1		
Operator	Definition	
{}	Concatenation. Curly brackets are used to indicate a group of bits that are concatenated together. Each set of bits is separated by a comma (e.g., {Addr[3:2], Xlate[3:0]} represents a 6-bit values; the two MSBs are Addr[3:2] and the four LSBs are Xlate[3:0]).	
	Bitwise OR (e.g., 01b   10b == 11b).	
	Logical OR (e.g., $01b \parallel 10b == 1b$ ). It treats a multi-bit operand as 1 if $\geq 1$ and produces a 1-bit result.	
&	Bitwise AND (e.g., 01b & 10b == 00b).	
&&	Logical AND (e.g., 01b && 10b == 1b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.	

٨	Bitwise exclusive-OR (e.g., $01b \land 10b == 11b$ ). Sometimes used as "raised to the power of" as well, as indicated by the context in which it is used (e.g., $2^2 == 4$ ).
~	Bitwise NOT (also known as one's complement). (e.g., ~10b == 01b).
!	Logical NOT (e.g., !10b == 0b). It treats a multi-bit operand as 1 if >= 1 and produces a 1-bit result.
<, <=, >,	Relational. Less than, Less than or equal, greater, greater than or equal, equal, and not
>=, ==, !=	equal.
+, -, *, /, %	Arithmetic. Addition, subtraction, multiplication, division, and modulus.
<<	Bitwise left shift. Shift left first operand by the number of bits specified by the 2nd operand (e.g., 01b << 01b == 10b).
>>	Bitwise right shift. Shift right first operand by the number of bits specified by the 2nd operand (e.g., $10b >> 01b == 01b$ ).
?:	Ternary conditional (e.g., condition? value if true: value if false).

*Table 3: Function Definitions* 

Term	Description	
ABS	ABS(integer expression): Remove sign from signed value.	
FLOOR	FLOOR(integer expression): Rounds real number down to nearest integer.	
CEIL	CEIL(real expression): Rounds real number up to nearest integer.	
MIN	MIN(integer expression list): Picks minimum integer or real value of comma separated list.	
MAX	MAX(integer expression list): Picks maximum integer or real value of comma separated list.	
COUNT	COUNT(integer expression): Returns the number of binary 1's in the integer.	
ROUND	ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.	
UNIT	UNIT(register field reference): Input operand is a register field reference that contains a valid values table	
	that defines a value with a unit (e.g., clocks, ns, ms, etc.). This function takes the value in the register field	
	and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was	
	defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.	
POW	POW(base, exponent): POW(x,y) returns the value x to the power of y.	

## 1.4.2.1 Operator Precedence and Associativity

This document follows C operator precedence and associativity. The following table lists operator precedence (highest to lowest). Their associativity indicates in what order operators of equal precedence in an expression are applied. Parentheses are also used to group subexpressions to force a different precedence; such parenthetical expressions can be nested and are evaluated from inner to outer (e.g., " $X = A \parallel B \& C$ " is the same as " $X = A \parallel (B \& C)$ ").

*Table 4: Operator Precedence and Associativity* 

Operator	Description	Associativity
!, ~	Logical negation/bitwise complement	right to left
*, /, %	Multiplication/division/modulus	left to right
+, -	Addition/subtraction	left to right
<<,>>>	Bitwise shift left, Bitwise shift right	left to right
< , <=, >,	Relational operators	left to right
>=, ==, !=		
&	Bitwise AND	left to right
٨	Bitwise exclusive OR	left to right
	Bitwise inclusive OR	left to right
&&	Logical AND	left to right

	Logical OR	left to right
?:	Ternary conditional	right to left

## 1.4.3 Register Mnemonics

A register mnemonic is a short name that uniquely refers to a register, either all instances of that register, some instances, or a single instance.

Every register instance can be expressed in 2 forms, logical and physical, as defined below.

*Table 5: Register Mnemonic Definitions* 

Term	Description	
logical mnemonic	The register mnemonic format that describes the register functionally, what namespace to	
	which the register belongs, a name for the register that connotes its function, and optionally,	
	named parameters that indicate the different function of each instance (e.g.,	
	Link::Phy::PciDevVendIDF3). See 1.4.3.1 [Logical Mnemonic].	
physical mnemonic	The register mnemonic that is formed based on the physical address used to access the	
	register (e.g., D18F3x00). See 1.4.3.2 [Physical Mnemonic].	

## 1.4.3.1 Logical Mnemonic

The logical mnemonic format consists of a register namespace, a register name, and optionally a register instance specifier (e.g., register namespace::register name register instance specifier).

For Unb::PciDevVendIDF3:

- The register namespace is Unb, which is the UNB IP register namespace.
- The register name is PciDevVendIDF3, which reads as PCICFG device and vendor ID in Function 3.
- There is no register instance specifier because there is just a single instance of this register.

For Dct::Phy::CalMisc2\_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0]:

- The register namespace is Dct::Phy, which is the DCT PHY register namespace.
- The register name is CalMisc2, which reads as miscellaneous calibration register 2.
- The register instance specifier is \_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0], which indicates that there are 2 DCTPHY instances, each IP for this register has 5 chiplets (0-3 and BCST), and for each chiplet 13 pads (0-11 and BCST). This register has 130 instances. (2\*5\*13)

*Table 6: Logical Mnemonic Definitions* 

Term	Description	
register namespace	A namespace for which the register name must be unique. A register namespace	
	indicates to which IP it belongs and an IP may have multiple namespaces. A	
	namespace is a string that supports a list of "::" separated names. The convention is	
	for the list of names to be hierarchical, with the most significant name first and the	
	least significant name last (e.g., Link::Phy::Rx is the RX component in the Link	
	PHY).	
register name	A name that connotes the function of the register.	
register instance specifier	The register instance specifier exists when there is more than one instance for a	
	register. The register instance specifier consists of one or more register instance	
	parameter specifier (e.g., The register instance specifier	
	_dct[1:0]_chiplet[BCST,3:0]_pad[BCST,11:0] consists of 3 register instance	
	parameter specifiers, _dct[1:0], _chiplet[BCST,3:0], and _pad[BCST,11:0]).	

register instance parameter specifier	A register instance parameter specifier is of the form _register parameter name[register parameter value list] (e.g., The register instance parameter specifier _dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).
register parameter name	A register parameter name is the name of the number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instances of the DCT PHY exist).
register parameter value list	The register parameter value list is the logical name for each instance of the register parameter name (e.g., For _dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register.

## 1.4.3.2 Physical Mnemonic

The physical register mnemonic format varies by the access method. The following table describes the supported physical register mnemonic formats.

Table 7: Physical Mnemonic Definitions

Term	Description	
PCICFG	The PCICFG, or PCI defined configuration space, physical register mnemonic format	
	is of the form DXFYxZZZ.	
BAR	The BAR, or base address register, physical register mnemonic format is of the form	
	PREFIXxZZZ.	
MSR	The MSR, or x86 model specific register, physical register mnemonic format is of the	
	form MSRXXXX_XXXX, where XXXX_XXXX is the hexadecimal MSR number.	
	This space is accessed through x86 defined RDMSR and WRMSR instructions.	
PMC	The PMC, or x86 performance monitor counter, physical register mnemonic format is	
	any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the	
	performance monitor select.	
CPUID	The CPUID, or x86 processor identification state, physical register mnemonic format	
	is of the form CPUID FnXXXX_XXXX_EiX[_xYYY], where XXXX_XXXX is the	
	hex value in the EAX and YYY is the hex value in ECX.	

## 1.4.4 Register Format

A register is a group of register instances that have the same field format (same bit indices and field names).

## 1.4.4.1 A Register is a group of Register Instances

All instances of a register:

- Have the same:
  - Field bit indices and names
  - Field titles, descriptions, valid values.
  - Register title
  - Register description
- Fields may have different: (instance specific)
  - Access Type. See 1.4.4.10 [Field Access Type].
  - Reset. See 1.4.4.11 [Field Reset].

- Init. See 1.4.4.12 [Field Initialization].
- Check. See 1.4.4.13 [Field Check].

## 1.4.4.2 Register Physical Mnemonic, Title, and Name

A register definition is identified by a table that starts with a heavy bold line. The information above the bold line in order is:

- 1. The physical mnemonic of the register.
  - A register that has multiple instances, may have instances that have different access methods, each with it's own physical mnemonic format.
  - In the event that there are multiple physical mnemonic formats, the physical mnemonic format chosen is the most commonly used physical mnemonic.
  - The physical mnemonic is not intended to represent the physical mnemonics of all instances of the register. It is only a visual aid to identify a register when scanning down a list, for readers that prefer to find registers by physical mnemonic. If "..." occurs in the physical mnemonic, the range is first ... last. There is no implication as to how many instances exist between first and last. See 1.4.4.5 [Register Instance Table].
- 2. The register title in brackets.
- 3. The register name in parenthesis.

Physical Mn	emonic Title Name		
MSR000	MSR0000_0010[Time Stamp Counter] (TSC)		
Read-wr	ite,Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::1	Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

Figure 7: Register Physical Mnemonic, Title, and Name

#### 1.4.4.3 Full Width Register Attributes

The first line that follows the bold line contains the attributes that apply to all fields of the register. This row is rendered as a convenience to the reader and replicates content that exists in the register field.

- AccessType: If all non-reserved fields of a register have the same access type, then the access type is rendered in this row.
  - The supported access types are specified by 1.4.4.10 [Field Access Type].
  - The example figure shows that the access type "Read-write, Volatile" applies to all non-reserved fields of the register.
- Reset: If all non-reserved fields of a register have a constant reset and are all the same type (Warm, Cold, Fixed), then the full width register reset is rendered in this row. The example figure shows the reset "0000\_0000\_0000\_0000h". See 1.4.4.11 [Field Reset].
  - The value zero (0) is assumed for display purposes for all reserved fields.
- If none of the above content is rendered, then this row of the register is not rendered.

MSR0000_0010 [Time Stamp Counter] (TSC)			
Read-wr	Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::1	Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0]; MSR00000010		
Bits	Description		
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The		
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is		
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based		
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).		

Figure 8: Full Width Register Attributes

## 1.4.4.4 Register Description

The register description is optional and appears after the "full width register attributes" row and before the "register instance table" rows. The register description can be one or more paragraphs.

PciDevVendIDF3 [Device/Vendor ID]			
Read-onl	Read-only. Reset: 0000 1022h.		
_	A register description.		
	That can be multiple paragraphs.		
Link::Phy::T	Link::Phy::Tx::PciDevVendIDF3; D18F3x00		
Bits	Description		
31:16	DeviceID: device ID. Read-only. Reset: Fixed,0000h.		
15:0	VendorID: vendor ID. Read-only. Reset: Fixed, 1022h. Init: 1234h.		

Figure 9: Register Description

## 1.4.4.5 Register Instance Table

The zero or more rows of 8-pt font before the Bits/Description row is the register instance table.

The register instance table can generally be described as follows:

- Each row describes the access method of one or more register instances.
- If a row describes two or more instances, then the logical instance range, left to right, corresponds to the physical range, left to right.
- The absence of register instance rows indicates that the register exists for documentation purposes, and no access method is described for the register.

Because there are multiple access methods for all the registers, each of the following subsections describes an aspect of the register instance table in isolation.

## 1.4.4.5.1 Content Ordering in a Row

Content in a register instance table row is ordered as follows:

- The text up to the first semicolon is the logical mnemonic.
  - See 1.4.3.1 [Logical Mnemonic].
- The text after the first semicolon is the physical mnemonic.
  - See 1.4.3.2 [Physical Mnemonic].

 Optionally, content after the physical mnemonic provides additional information about the access method for the register instances in the row.

## BXXD00F0x000 (NB\_VENDOR\_ID)

Read-only. Reset: 1022h.
Vendor ID Register
IOHC::NB_VENDOR_ID_aliasHOS[T; BXXD00F0x00 <mark>0; BXX=IOHC::NB_BUS_NUM_CNTL_aliasSMN[NB_BUS_NUM]</mark>
IOHC::NB_VENDOR_ID_aliasSMN; NBCFGx00000000; NBCFG=13B0_0000h

Figure 10: Register Instance Table: Content Ordering in a Row

## 1.4.4.5.2 Multiple Instances Per Row

Multiple instances in a row is represented by a single dimension "range" in the logical mnemonic and the physical mnemonic.

The single dimension order of instances is the same for both the logical and physical mnemonic. The first logical mnemonic is associated with the first physical mnemonic, so forth for the 2nd, up until the last.

- Brackets indicates a list, most significant to least significant.
- The ":" character indicates a continuous range between 2 values.
- The "," character separates non-contiguous values.
- There are some cases where more than one logical mnemonic maps to a single physical mnemonic.

Note that it is implied that the MSR {lthree,core,thread} parameters are not part of a range.

#### Example:

NAMESP::REGNAME inst[BLOCK[5:0],BCST] aliasHOST; FFF1x00000088 x[000[B:6] 0001,00000000]

- There are 7 instances.
- NAMESP is the namespace.
- 6 instances are represented by the sub-range 000[B:6] 0001.
- \_instBCST corresponds to FFF1x00000088\_x00000000.
- \_inst BLOCK 0 corresponds to FFF1x00000088\_x00060001.
- .
- \_inst BLOCK 5 corresponds to FFF1x00000088\_x000B0001.

## 1.4.4.5.3 MSR Access Method

The MSR parameters {lthree,core,thread} are implied by the identity of the core on which the RDMSR/WRMSR is being executed, and therefore are not represented in the physical mnemonic.

#### MSRs that are:

- per-thread have the {lthree,core,thread} parameters.
- per-core do not have the thread parameter.
- per-L3 do not have the {core,thread} parameters.
- common to all L3's do not have the {lthree,core,thread} parameters.

#### 1.4.4.5.3.1 MSR Per-Thread Example

An MSR that is per-thread has all three {lthree,core,thread} parameters and all instances have the same physical mnemonic.

MSR0000\_0010 [Time Stamp Counter] (TSC)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Core::X86::Msr::TSC_lthree[1:0]_core[3:0]_thread[1:0].[MSR00000010]		
Bits	Description	
63:0	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The	
	TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is	
	affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based	
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).	

Figure 11: Register Instance Table: MSR Example

## 1.4.4.5.3.2 MSR Range Example

An MSR can exist as a range for a parameter other than the {lthree,core,thread} parameters.

In the following example the n parameter is a range. The \_n0 value corresponds to MSR0000\_0201, and so on.

## MSR0000\_0201 [Variable-Size MTRRs Mask] (MtrrVarMask)

Reset: 0000_0000_0000_0000h.	
Core::X86::Msr::MtrrVarMask_n[7:0]_lthree[1:0]_core[3:0]; MSR0000_020[[F,D,B,9,7,5,3,1]]	

Figure 12: Register Instance Table: MSR Range Example

#### 1.4.4.5.4 BAR Access Method

The BAR access method is indicated by a physical mnemonic that has the form PREFIXxNUMBER.

• Example: APICx0000. The BAR prefix is "APIC".

The BAR prefix represents either a constant or an expression that consists of a register reference.

## 1.4.4.5.4.1 BAR as a Register Reference

A relocatable BAR is when the base of an IP is not a constant.

• The prefix NTBPRIBAR0 represents the base of the IP, the value of which comes from the register NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF0 func1[BASE ADDR].

## NTBPRIBAR0x00000 (NTB\_SMU\_PCTRL0)

Reset: 0000_0000h.
NTB::NTB_SMU_PCTRL0_aliasHOSTPRI_NTBPRIBAR0x00000;
NTBPRIBARO-NBIFEPFNCFG::BASE_ADDR_1_aliasHOST_instNBIF0_func1[BASE_ADDR]
NTB::NTB_SMU_PCTRL0_aliasHOSTSEC; NTBSECBAR0x100000; NTBSECBAR0=NBIFEPFNCFG::BASE ADDR 1 aliasHOST instNBIF2 func1[BASE ADDR]
NTB::NTB_SMU_PCTRL0_aliasSMN; NTBx00000000; NTB=0400_0000h

Figure 13: Register Instance Table: BAR as Register Reference

## 1.4.4.5.5 PCICFG Access Method

The PCICFG access method is indicated by a physical mnemonic that has the form DXXFXxNUMBER. There are 2 cases:

- Bus omitted and implied to be 00h.
- Bus represented as BXX and indicates that the bus is indicated by a register field.

#### Example:

- Example: D18F0x000. (The bus, when omitted, is implied to be 00h)
- Example: BXXD0F0x000. (The bus as an expression that includes a register reference)

## 1.4.4.5.5.1 PCICFG Bus Implied to be 00h

#### Example:

• The absence of a B before the D14 implies that the bus is 0.

FCH::ITF::LPC::PciDevVendID\_aliasHOST; D14F3x000

Figure 14: Register Instance Table: Bus Implied to be 00h

## 1.4.4.5.6 Data Port Access Method

A data port requires that the data port select be written before the register is accessed via the data port.

## Example:

- The data port select value follows the "\_x".
- The data port select register follows the "DataPortWrite=".

```
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasHOST; D18F0x040_x[00050001,00000000]; DataPortWrite=DF::FabricConfigAccessControl
DF::FabricBlockInstanceCount_inst[PIE0,BCST]_aliasSMN; DFF0x000000040_x[00050001,00000000]; DFF0=0001_C000h;
DataPortWrite=DF::FabricConfigAccessControl
```

Figure 15: Register Instance Table: Data Port Select

#### 1.4.4.6 Register Field Format

The register field definition are all rows that follow the Bits/Description row. Each field row represents the definition of a bit range, with the bit ranges ordered from most to least significant. There are 2 columns, with the left column defining the field bit range, and the right column containing the field definition.

There are 2 field definition formats, simple and complex. If the description can be described in the simple one paragraph format then the simple format is used, else the complex format is used.

## 1.4.4.7 Simple Register Field Format

The simple register format compresses all content into a single paragraph with the following implied order:

- 1. Field Name (required)
  - Allowed to be Reserved. See 1.4.4.9 [Field Name is Reserved].
  - "FFXSE" in the example figure.
- 2. Field Title
  - "fast FXSAVE/FRSTOR enable" in the example figure.
- 3. Field Access Type. See 1.4.4.10 [Field Access Type].
  - In the example figure the access type is "Read-write".

- 4. Field Reset. See 1.4.4.11 [Field Reset].
  - In the example figure the reset is warm reset and "0".
- 5. Field Init. See 1.4.4.12 [Field Initialization].
- 6. Field Check. See 1.4.4.13 [Field Check].
- 7. Field Valid Values. If the valid values are single bit (e.g., 0=, 1=). See 1.4.4.14 [Field Valid Values].
  - In the example figure the 1= definition begins with "Enables" and ends with "mechanism".
  - In the example figure there is no 0= definition.
- 8. Field Description. If it is a single paragraph.
  - In the example figure the field description begins with "This is" and ends with "afterwards".

All fields that do not exist are omitted.

14 FFXSE fast FXSAVE/FRSTOR enable Read-write Reset: 0.1 = Enables the fast FXSAVE/FRSTOR mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if (Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is not changed afterwards.

Figure 16: Simple Register Field Example

#### 1.4.4.8 Complex Register Field Format

Content that cannot be expressed in the single paragraph format is broken out to a separate sub-row (a definition column row).

Additional sub-rows are added in the following order:

- 1. Complex expression for {Reset,AccessType,Init,Check}.
- 2. Instance specific {Reset,AccessType,Init,Check} values.
- 3. Description, if more than 1 paragraph.
- 4. Valid values, if more than 0=/1=. Or a Valid bit table. (see figure)

The following figure highlights a complex access type specification.

APerfReadOnly: read-only actual core clocks counter. Reset: 0. This register increments in proportion to the actual number of core clocks cycles while the core is in C0. See <a href="Core::X86::Msr::MPerfReadOnly">Core::X86::Msr::MPerfReadOnly</a>. This register is not affected by writes to Core::X86::Msr::APERF.

AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock]? Read-only, Volatile: Readwrite, Volatile.

Figure 17: Register Field Sub-Row for {Reset,AccessType,Init,Check}

The following figure highlights a complex description specification.

4 INVDWBINVD: INVD to WBINVD conversion. Read-write. Reset: 1. Check: 1. 1=Convert INVD to WBINVD.

**Description**: This bit is required to be set for normal operation when any of the following are true:

- · An L2 is shared by multiple threads.
- · An L3 is shared by multiple cores.
- CC6 is enabled.
- Probe filter is enabled.

Figure 18: Register Field Sub-Row for Description

The following figure highlights a complex valid value table, used either when the field is more than 1 bit or when the definition is more than a single sentence.

2:1	CpuWdtTimeBase: CPU watchdog timer time base. Read-write. Reset: 0. Specifies the time base for							
	the timeout period specified in CpuWdtCountSel.							
	ValidValues:							
	Value	Description						
	00ь	1.31ms						
	01b	1.28us						
	10b	10b Reserved (5ns)						
	11b	Reserved						

Figure 19: Register Field Sub-Row for Valid Value Table

The following figure highlights a valid bit table which is used when each bit has a specific function.

	<u> </u>					
55:52	Reserved.					
51:48	SliceMask. Read-write. Reset: 0.					
1	ValidValues:					
	Bit Description [0] L3 Slice 0 mask.					
	[1]	L3 Slice 1 mask.				
	L3 Slice 2 mask.					
	[3]	L3 Slice 3 mask.				

Figure 20: Register Field Sub-Row for Valid Bit Table

#### 1.4.4.9 Field Name is Reserved

When a register field name is Reserved, and it does not explicitly specify an access type, then the implied access type is "Reserved-write-as-read".

- The Reserved-write-as-read access type is:
  - Reads must not depend on the read value.
  - Writes must only write the value that was read.

## 1.4.4.10 Field Access Type

The AccessType keyword is optional and specifies the access type for a register field. The access type for a field is a comma separated list of the following access types.

*Table 8: AccessType Definitions* 

Term	Description			
Read-only	Readable; writes are ignored.			
Read-write	Readable and writable.			
Read	Readable; must be associated with one of the following {Write-once, Write-1-only, Write-1-to-			
	clear, Error-on-write}.			
Write-once	Capable of being written once; all subsequent writes have no effect. If not associated with Read,			

	then reads are undefined.						
Write-only	Writable. Reads are undefined.						
Write-1-only	Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.						
Write-1-to-clear	Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.						
Write-0-only	Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.						
Error-on-read	Error occurs on read.						
Error-on-write	Error occurs on write.						
Error-on-write-0	Error occurs on bitwise write of 0.						
Error-on-write-1	Error occurs on bitwise write of 1.						
Inaccessible	Not readable or writable (e.g., Hide ? Inaccessible : Read-Write).						
Configurable	Indicates that the access type is configurable as described by the documentation.						
Unpredictable	The behavior of both reads and writes is unpredictable.						
Reserved-write-	Reads are undefined. Must always write 1.						
as-1							
Reserved-write-	Reads are undefined. Must always write 0.						
as-0							
Volatile	Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write.						

## 1.4.4.10.1 Conditional Access Type Expression

The ternary operator can be used to express an access type that is conditional on an expression that can contain any of the following:

- A register field value
- A constant
- A definition

## **1.4.4.11** Field Reset

The Reset keyword is optional and specifies the value for a register field at the time that hardware exits reset, before firmware initialization initiates.

Unless preceded by one of the following prefixes, the reset value is called warm reset and the value is applied at both warm and cold reset.

*Table 9: Reset Type Definitions* 

Type	Description			
Cold	Cold reset. The value is applied only at cold reset.			
Fixed	The read value that applies at all times.			

#### 1.4.4.12 Field Initialization

The Init keyword is optional and specifies an initialization recommendation for a register field.

If present, then there is an optional prefix that specifies the owner of the initialization. See Table 10 [Init Type Definitions].

• Example: Init: BIOS,2'b00. //A initialization recommendation for a field to be programmed by BIOS.

*Table 10: Init Type Definitions* 

Type	Description			
BIOS	Initialized by AMD provided AMD Generic Encapsulated Software Architecture (AGESA <sup>TM</sup> )			
	x86 software.			
SBIOS	Initialized by OEM or IBV provided x86 software, also called Platform BIOS.			
OS	Initialized by OS or Driver.			

#### **1.4.4.13** Field Check

The Check keyword is optional and specifies the value that is recommended for firmware/software to write for a register field. It is a recommendation, not a requirement, and may not under all circumstances be what software programs.

#### 1.4.4.14 Field Valid Values

A register can optionally have either a valid values table or a valid bit table:

- A valid values table specifies the definition for specific field values.
- A valid bit table specifies the definition for specific field bits.

## 1.4.5 Revision History and Change Bar Notation

If a set of PDFs is generated to show differences with respect to a previous release, then:

- A revision history table is generated and exists before the Overview section. (highlighted in red in the following figure)
- The top line indicates what release the changes are in reference to.
- Changes in the revision history have 3 types:
  - Add. A heading, register or field is added.
  - Delete. A heading, register, or field is deleted.
  - Updated. A heading, register, or field is updated.




Figure 21: Revision History Format Example

The following diagram shows the notation for changes:

- If a change exists on a line then a thin vertical bar is rendered in the left margin, as circled in blue.
- Deleted text is indicated with amber and strike-through, as circled in red.
- Added text is indicated with amber and underlined, as circled in green.




Figure 22: Change Notation Example

#### 1.5 **Definitions**

Table 11: Definitions

Term	Description					
AGESA™	AMD Generic Encapsulated Software Architecture.					
AP	Applications Processor.					
APML	Advanced Platform Management Link.					
APU	Accelerated Processing Unit.					
BatteryPower	The system is running from a limited energy or battery power source or otherwise undocked from a continuous power supply. Setting using this definition may be required to change during run time.					
BCD	Binary Coded Decimal number format.					
BCS	Base Configuration Space.					
BIST	Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).					
Boot VID	Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.					
C-states	These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.					
Cold reset	PWROK is de-asserted and RESET_L is asserted.					
COF	Current operating frequency of a given clock domain.					
DID	Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.					
Doubleword	A 32-bit value.					
DW	Doubleword.					
EDC	Electrical design current. Indicates the maximum current the voltage rail can demand for a short, thermally insignificant time.					
ECS	Extended Configuration Space.					
FCH	The integrated platform subsystem that contains the IO interfaces and bridges them to the system					

	BIOS. Previously included in the Southbridge.						
FDS	Functional Data Sheet. There is one FDS for each package type. See docAM4 or docSFP6.						
FID	Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.						
FreeRunSampleTim	An internal free running timer used by many power management features.						
er							
GB	Gbyte or Gigabyte; 1,073,741,824 bytes.						
GT/s	Giga-Transfers per second.						
HTC	Hardware Thermal Control.						
HTC-active state	Hardware-controlled lower-power, lower performance state used to reduce temperature.						
IFCM	Isochronous flow-control mode, as defined in the link specification.  Access to configuration space though IO ports CF8h and CFCh.						
IO configuration	Access to configuration space though IO ports CF8h and CFCh.						
IP	In electronic design, a semiconductor Intellectual Property, IP, or IP block is a reusable unit						
	logic, cell, or integrated circuit layout design that is the intellectual property of one party.						
KB	Kbyte or Kilobyte; 1024 bytes.						
Master abort	This is a PCI-defined term that is applied to transactions on other than PCI buses. It indicates that						
	the transaction is terminated without affecting the intended target; Reads return all 1s; Writes are						
	discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.						
MB	Megabyte; 1024 KB.						
MMIO	Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO						
WINIO	functions such as the IO links or MMIO configuration.						
MMIO	Access to configuration space through memory space.						
configuration							
Node	A node, is an integrated circuit device that includes one to 8 cores (one Core Complex).						
OW	Octword. An 128-bit value.						
<b>PCIe</b> ®	PCI Express.						
PCS	Physical Coding Sublayer.						
Processor	A package containing one or more Nodes. See Node.						
QW	Quadword. A 64-bit value.						
REFCLK	Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending						
	on the context used.						
RX	Receiver.						
Shutdown	A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is						
07.54.77	entered, a shutdown special cycle is sent on the IO links.						
SMAF	System Management Action Field. This is the code passed from the SMC to the processors in						
SMC	STPCLK assertion messages.  System Management Controller. This is the platform device that communicates system						
31 <b>41</b> C	management state information to the processor through an IO link, typically the system IO hub.						
Speculative event	A performance monitor event counter that counts all occurrences of the event even if the event						
- F	occurs during speculative code execution.						
SSC	Spread Spectrum Clocking.						
TDC	Thermal Design Current.						
<b>TDP</b> Thermal Design Power. A power consumption parameter that is used in conjunction							
	specifications to design appropriate cooling solutions for the processor.						
Token	A scheduler entry used in various DF queues to track outstanding requests.						
TOM	Top of Memory.						
TOM2	Top of extended Memory.						
TX	Transmitter.						
UMI	Unified Media Interface. The link between the processor and the FCH.						
VID	Voltage level identifier.						

Warm reset	RESET_L is asserted only (while PWROK stays high).			
XBAR	Cross bar; command packet switch.			

## 1.6 Changes Between Revisions and Product Variations

#### 1.6.1 Revision Conventions

The processor revision is specified by CPUID\_Fn00000001\_EAX (FamModStep) or CPUID\_Fn80000001\_EAX (FamModStepExt). This document uses a revision letter instead of specific model numbers. Where applicable, the processor stepping is indicated after the revision letter. All behavior marked with a revision letter apply to future revisions unless they are superseded by a change in a later revision. See the revision guide in 1.2 [Reference Documents] for additional information about revision determination.

## 1.7 Package

## 1.7.1 Package type

The following packages are supported.

*Table 12: Package Definitions* 

Term	Description		
AM4	Desktop, single die, single socket. For client desktop platform (uPGA) DDR4. AM4 = (Core::X86::Cpuid::BrandId[PkgType] == 02h).		
	Notebook package for direct solder boards (uPGA). FP6 = (Core::X86::Cpuid::BrandId[PkgType] == 00h).		

#### 1.8 Processor Overview

#### 1.8.1 Features

The Family 19h Models 50h-5Fh addition to AMD's offering of Accelerated Processing Units (APU). This System-On-a-Chip (SoC) has been created to meet the needs of energy efficient, performance rich solution laptop and mainstream desktop computing environments based on the x86 CPU architecture for 9th Generation APUs. It features AMD's Infinity Fabric™ (Scalable Data Fabric or SDF) for these market segments maximizing bandwidth utilization across the system with minimal latencies to boost overall system performance. The SoC is a solution that includes integrated IO, graphics, multimedia, and memory interfaces, where no supporting chipset is necessary, resulting in a lower Bill of Materials (BoM) cost.

- Package:
  - FP6 Mainstream Notebook class package.
  - AM4 Desktop class package.
- 4.5W-55W Thermal Design Power (TDP) Ordering Part Numbers (OPN) available for energy limited mobile solutions.
- Central Processing Units (CPU):
  - Core Complex (CCX) with up to 8 CUs, where each CU may run in single-thread mode (1T) or two-thread SMT mode (2T), for a total of up to 16T.

- 512KiB of L2 per CU, for a total of 4MiB L2.
- 16MB L3 size for the CCX.
- Integrated Graphics.
- Multimedia Hub (MMHUB):
  - Video Controller.
  - Audio Co-Processor:
    - Audio DSP for low power audio playback (Azalea).
    - High Definition Audio.
  - Display Controller:
    - Supports maximum 4 independent display timings simultaneously.
- Scalable Data Fabric.
- Memory interface:
  - 2 Unified Memory Controllers (UMC), supporting two x64b DRAM channels for DDR4 or four x32b DDR channels for LPDDR4.
- System Management Unit (SMU):
  - Platform Security Processor and System Management Unit.
  - Thermal monitoring.
  - · Power gating.
- NBIO:
  - 1 IOHUB.
  - 7x16 and 3x16 PCIe® controllers.
  - Support for OBFF and LTR end-to-end.
- FCH:
  - ACPI.
  - CLKGEN/CGPLL.
  - GPIOs (varying number depending on muxing).
  - Low Pin Count (LPC) interface.
  - Real-Time Clock (RTC).
  - SMBus (2 ports).
  - eSPI.
  - UART (2 ports).
- Ethernet complex:
  - 2 Ethernet ports.
- SATA:
  - 4 Port SATA.
  - Two SATA controllers supporting x2 lanes of SATA Gen1/Gen2/Gen3.
- USB:
  - 2 ports of USB3.1 Gen2 with integrated Type-C Switch with DP Alt Mode support.
  - 2 ports of USB3.1 Gen2.
  - 4 port of USB2.0.
- PHY for USB Type-C with integrated DP Alt Mode Switching.

The table, Table 13 [PCI Device ID Assignments.], shows the Family 19h, Models 50h-5Fh PCI Vendor ID and Device ID assignments. Graphics uses the ATI Vendor ID of 1002h, the others use the AMD Vendor ID of 1022h.

*Table 13: PCI Device ID Assignments.* 

Vendor ID	Device ID	Bus	Device	Function	Component
1022h	166Ah	0	24	0	Data Fabric: Device 18h; Function 0
1022h	166Bh	0	24	1	Data Fabric: Device 18h; Function 1
1022h	166Ch	0	24	2	Data Fabric: Device 18h; Function 2
1022h	166Dh	0	24	3	Data Fabric: Device 18h; Function 3

1022h	10226	1CCEL	0	2.4	1	Data Fahria: Davias 10h: Function 4
1022h		_				·
1022h			+			,
1022h		_			ļ	-
1022h			<del>                                     </del>		ļ	-
1022h			<b>+</b>		<b>.</b>	1
1022h						
1022h					<b>.</b>	<u> </u>
1022h	-	-				-
1022h			+			<u> </u>
1022h						<u> </u>
1022h	1022h	_			0	· · · · · ·
1022h	1022h	1634h	0		1	PCIe® GPP Bridge 0
1022h         1634h         0         2         4         PCIe® GPP Bridge 3           1022h         1634h         0         2         5         PCIe® GPP Bridge 4           1022h         1634h         0         2         6         PCIe® GPP Bridge 5           1022h         1634h         0         2         7         PCIe® GPP Bridge 6           1022h         1634h         0         2         7         PCIe® Dummy Host Bridge           1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1639h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB1)           1022h         15E3h	1022h	1634h	0	2	2	PCIe® GPP Bridge 1
1022h         1634h         0         2         5         PCIe® GPP Bridge 4           1022h         1634h         0         2         6         PCIe® GPP Bridge 5           1022h         1634h         0         2         7         PCIe® GPP Bridge 6           1022h         1632h         0         8         0         PCIe® Dummy Host Bridge           1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1455h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         4         USB3.1 (USB0)           1022h	1022h	1634h	0		3	PCIe® GPP Bridge 2
1022h         1634h         0         2         6         PCIe® GPP Bridge 5           1022h         1634h         0         2         7         PCIe® GPP Bridge 6           1022h         1632h         0         8         0         PCIe® Dummy Host Bridge 1           1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1639h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         4         USB3.1 (USB0)           1022h         1525h         A         0         5         Audio Processor (ACP)           1022h         1525h         A         0         6         Audio Processor (ACP)           1022h         1455	1022h	1634h	0	2	4	PCIe® GPP Bridge 3
1022h         1634h         0         2         7         PCIe® GPP Bridge 6           1022h         1632h         0         8         0         PCIe® Dummy Host Bridge           1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1635h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB0)           1022h         1525h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor (ACP)           1022h         15E3h         A         0         0         PCIe® Dummy Function           1022h         7901h         B	1022h	1634h	0	2	5	PCIe® GPP Bridge 4
1022h         1632h         0         8         0         PCIe® Dummy Host Bridge           1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1635h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor - HD Audio Controller           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7908h <td>1022h</td> <td>1634h</td> <td>0</td> <td>2</td> <td>6</td> <td>PCIe® GPP Bridge 5</td>	1022h	1634h	0	2	6	PCIe® GPP Bridge 5
1022h         1635h         0         8         1         Internal PCIe® GPP Bridge 0 to Bus A           1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1455h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor - HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         1901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         3         LPC Bridge           1022h <td>1022h</td> <td>1634h</td> <td>0</td> <td>2</td> <td>7</td> <td>PCIe® GPP Bridge 6</td>	1022h	1634h	0	2	7	PCIe® GPP Bridge 6
1022h         1635h         0         8         2         Internal PCIe® GPP Bridge 1 to Bus B           1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1455h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1569h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         3         LPC Bridge           1022h         7	1022h	1632h	0	8	0	PCIe® Dummy Host Bridge
1022h         1635h         0         8         3         Internal PCIe® GPP Bridge 2 to Bus C           1022h         1455h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7904h         B         0         0         SMBus Controller           1022h         7908h         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h<	1022h	1635h	0	8	1	Internal PCIe® GPP Bridge 0 to Bus A
1022h         1455h         A         0         0         PCIe® Dummy Function           1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller; SATA Raid AHCI Mode for second vendor           1022h	1022h	1635h	0	8	2	Internal PCIe® GPP Bridge 1 to Bus B
1022h         1639h         A         0         3         USB3.1 (USB0)           1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         0         SMBus Controller           1022h         7908h         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0) <t< td=""><td>1022h</td><td>1635h</td><td>0</td><td>8</td><td>3</td><td>Internal PCIe® GPP Bridge 2 to Bus C</td></t<>	1022h	1635h	0	8	3	Internal PCIe® GPP Bridge 2 to Bus C
1022h         1639h         A         0         4         USB3.1 (USB1)           1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller; SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)	1022h	1455h	A	0	0	PCIe® Dummy Function
1022h         15E2h         A         0         5         Audio Processor (ACP)           1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         790Bh         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller; SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function	1022h	1639h	A	0	3	USB3.1 (USB0)
1022h         15E3h         A         0         6         Audio Processor – HD Audio Controller (Standalone AZ)           1022h         1455h         B         0         0         PCIe® Dummy Function           1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         790Bh         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio	1022h	1639h	A	0	4	USB3.1 (USB1)
Catandalone AZ    1455h	1022h	15E2h	A	0	5	Audio Processor (ACP)
1022h         1455h         B         0         PCIe® Dummy Function           1022h         7901h         B         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         790Bh         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h	1022h	15E3h	A	0	6	Audio Processor – HD Audio Controller
1022h         7901h         B         0         0         SATA AHCI Mode with MS Driver support           1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         7908h         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.						(Standalone AZ)
1022h         7904h         B         0         0         SATA AHCI Mode with AMD driver support           1022h         790Bh         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	1455h	В	0	0	PCIe® Dummy Function
1022h         790Bh         0         20         0         SMBus Controller           1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	7901h	В	0	0	SATA AHCI Mode with MS Driver support
1022h         790Eh         0         20         3         LPC Bridge           1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	7904h	В	0	0	SATA AHCI Mode with AMD driver support
1022h         7916h         B         0         1         SATA Controller; SATA Raid/AHCI Mode           1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	790Bh	0	20	0	SMBus Controller
1022h         7917h         B         0         1         SATA Controller: SATA Raid AHCI Mode for second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	790Eh	0	20	3	LPC Bridge
second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	7916h	В	0	1	SATA Controller; SATA Raid/AHCI Mode
second vendor           1022h         1641h         B         0         2         10 GbE Controller Port 0 (XGBE0)           1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	7917h	В	0	1	SATA Controller: SATA Raid AHCI Mode for
1022h         1641h         B         0         3         10 GbE Controller Port 1 (XGBE1)           1022h         1455h         C         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.						second vendor
1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	1641h	В	0	2	10 GbE Controller Port 0 (XGBE0)
1022h         1455h         C         0         0         PCIe® Dummy Function           1022h         1644h         C         0         2         I2S/AC'97 Audio           1002h         1638h         A         0         0         Internal GPU (GFX) Device ID is OPN dependent.           1002h         15E7h         A         0         Internal GPU (GFX) Device ID is OPN dependent.	1022h	1641h	В	0	3	` ′
1022h1644hC02I2S/AC'97 Audio1002h1638hA00Internal GPU (GFX) Device ID is OPN dependent.1002h15E7hA00Internal GPU (GFX) Device ID is OPN dependent.			С	0	<b>-</b>	` ′
1002h1638hA00Internal GPU (GFX) Device ID is OPN dependent.1002h15E7hA0Internal GPU (GFX) Device ID is OPN dependent.						· ·
1002h 15E7h A 0 0 Internal GPU (GFX) Device ID is OPN dependent.	-	_				
	-		1		-	` '
	1002h	1637h	A	0	1	Display HD Audio Controller (GFXAZ)

Note: In Table 13 [PCI Device ID Assignments.], programmable bus numbers are labeled A and B. Buses with different labels cannot be assigned the same bus number.

Note: Vendor ID 1002h is used for Internal GPU (1638h) and Display HD Audio Controller (1637h).

## 2 Core Complex (CCX)

## 2.1 Processor x86 Core

## 2.1.1 Core Definitions

*Table 14: Definitions* 

Table 14: Definitions					
Term	Description Part Rep				
BSC	Boot strap core. Core 0 of the BSP.				
BSP	Boot strap processor.				
Canonical-address	An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to bit[63].				
CCX	Core Complex where more than one core shares L3 resources.				
CMP	Specifies the core number.				
Core	The instruction execution unit of the processor when the term Core is used in a x86 core context.				
CoreCOF	Core current operating frequency in MHz. CoreCOF = (Core::X86::Msr::PStateDef[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuDfsId])*200. A nominal frequency reduction can occur if spread spectrum clocking is enabled.				
CPL	Current Privilege Level of the running task when the term CPL is used in a x86 core context.				
CpuCoreNum	Specifies the core number.				
#GP	A general-protection exception.				
#GP(0)	Notation indicating a general-protection exception (#GP) with error code of 0.				
HWPF	Hardware Prefetcher.				
IBS	Instruction based sampling.				
IO configuration	Access to configuration space through IO ports CF8h and CFCh.				
IORR	IO range register.				
L1 cache	The level 1 caches (instruction cache and the data cache).				
L2 cache	The level 2 caches.				
L3	Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX units.				
L3 cache	Level 3 Cache.				
Linear (virtual) address	The address generated by a core after the segment is applied.				
LINT	Local interrupt.				
Logical address	The address generated by a core before the segment is applied.				
LRU	Least recently used.				
LVT	Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table]).				
Macro-op	The front-end of the pipeline breaks instructions into macro-ops and transfers (dispatches) them to the back-end of the pipeline for scheduling and execution. See Software Optimization Guide.				
Micro-op	Processor schedulers break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation. See Software Optimization Guide.				
NBC	NBC=(CPUID Fn00000001_EBX[LocalApicId[3:0]] == 0). Node Base Core. The lowest numbered core in the node.				
MTRR	Memory-type range register. The MTRRs specify the type of memory associated with various				

	memory ranges.		
NTA	Non-Temporal Access.		
PTE	Page table entry.		
SMI	System management interrupt.		
SMM	System Management Mode.		
SMT	Simultaneous multithreading. See Core::X86::Cpuid::CoreId[ThreadsPerCore].		
Speculative event	A performance monitor event counter that counts all occurrences of the event even if the event		
	occurs during speculative code execution.		
SVM	Secure virtual machine.		
Thread	One architectural context for instruction execution.		
WDT	Watchdog timer. A timer that detects activity and triggers an error if a specified period of time		
	expires without the activity.		
X2APICEN	x2 APIC is enabled. X2APICEN = (Core::X86::Msr::APIC_BAR[ApicEn] &&		
	Core::X86::Msr::APIC_BAR[x2ApicEn]).		

## 2.1.2 Secure Virtual Machine Mode (SVM)

Support for SVM mode is indicated by Core::X86::Cpuid::FeatureExtIdEcx[SVM].

## 2.1.2.1 BIOS support for SVM Disable

The BIOS should include the following user setup options to enable and disable AMD Virtualization™ technology.

## 2.1.2.1.1 Enable AMD Virtualization<sup>TM</sup>

- Core::X86::Msr::VM\_CR[SvmeDisable] = 0.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000\_0000\_0000\_0000h.

#### 2.1.2.1.2 Disable AMD Virtualization<sup>TM</sup>

- Core::X86::Msr::SvmLockKey[SvmLockKey] = 0000 0000 0000 0000h.
- Core::X86::Msr::VM CR[SvmeDisable] = 1.
- Core::X86::Msr::VM CR[Lock] = 1.

The BIOS may also include the following user setup options to disable AMD Virtualization technology.

## 2.1.2.1.3 Disable AMD Virtualization™, with a user supplied key

- Core::X86::Msr::VM\_CR[SvmeDisable] = 1.
- Core::X86::Msr::VM\_CR[Lock] = 1.
- Core::X86::Msr::SvmLockKey[SvmLockKey] programmed with value supplied by user. This value should be stored in NVRAM.

## 2.1.3 Memory Encryption

For details of the memory encryption, see docAPM2 section Secure Encrypted Virtualization. See docAPM2 section Enabling Memory Encryption Extensions for details about enabling memory encryption extensions.

## 2.1.4 Effective Frequency

The effective frequency interface allows software to discern the average, or effective, frequency of a given core over a configurable window of time. This provides software a measure of actual performance rather than forcing software to assume the current frequency of the core is the frequency of the last P-state requested. Core::X86::Msr::MPERF is incremented by hardware at the P0 frequency while the core is in C0. Core::X86::Msr::APERF increments in proportion to the actual number of core clocks cycles while the core is in C0.

The following procedure calculates effective frequency using Core::X86::Msr::MPERF and Core::X86::Msr::APERF:

- 1. At some point in time, write 0 to both MSRs.
- 2. At some later point in time, read both MSRs.
- 3. Effective frequency = (value read from Core::X86::Msr::APERF / value read from Core::X86::Msr::MPERF) \* P0 frequency.

## Additional notes:

- The amount of time that elapses between steps 1 and 2 is determined by software.
- It is software's responsibility to disable interrupts or any other events that may occur in between the Write of Core::X86::Msr::MPERF and the Write of Core::X86::Msr::APERF in step 1 or between the Read of Core::X86::Msr::MPERF and the Read of Core::X86::Msr::APERF in step 2.
- The behavior of Core::X86::Msr::MPERF and Core::X86::Msr::APERF may be modified by Core::X86::Msr::HWCR[EffFreqCntMwait].
- The effective frequency interface provides +/- 50MHz accuracy if the following constraints are met:
  - Effective frequency is read at most one time per millisecond.
  - When reading or writing Core::X86::Msr::MPERF and Core::X86::Msr::APERF software executes only MOV instructions, and no more than 3 MOV instructions, between the two RDMSR or WRMSR instructions.
  - Core::X86::Msr::MPERF and Core::X86::Msr::APERF are invalid if an overflow occurs.

#### 2.1.5 Address Space

## 2.1.5.1 Virtual Address Space

The processor supports 48-bit address bits of virtual memory space (256 TB) as indicated by Core::X86::Cpuid::LongModeInfo.

## 2.1.5.2 Physical Address Space

The processor supports a 48-bit physical address space. See Core::X86::Cpuid::LongModeInfo. The processor master aborts the following upper-address transactions (to address PhysAddr):

• Link or core requests with non-zero PhysAddr[63:48].

## 2.1.5.3 System Address Map

The processor defines a Reserved memory address region starting at FFFD\_0000\_0000h and extending up to FFFF\_FFFF. System software must not map memory into this region. Downstream host accesses to the Reserved address region results in a page fault. Upstream system device accesses to the reserved address region results in an undefined operation.

#### 2.1.5.3.1 Memory Access to the Physical Address Space

All memory accesses to the physical address space from a core are sent to its associated Data Fabric (DF). All memory accesses from a link are routed through the DF. An IO link access to physical address space indicates to the DF the cache attribute (Coherent or Non-coherent, based on bit[0] of the Sized Read and Write commands).

A core access to physical address space has two important attributes that must be determined before issuing the access to the NB: the memory type (e.g., WB, WC, UC; as described in the MTRRs) and the access destination (DRAM or MMIO).

If the memory map maps a region as DRAM that is not populated with real storage behind it, then that area of DRAM must be mapped as UC memtype.

This mechanism is managed by the BIOS and does not require any setup or changes by system software.

# 2.1.5.3.1.1 Determining Memory Type

The memory type for a core access is determined by the highest priority of the following ranges that the access falls in: 1=Lowest priority.

- 1. The memory type as determined by architectural mechanisms.
  - See the docAPM2 chapter titled "Memory System", sections "Memory-Type Range Registers" and "Page-Attribute Table Mechanism".
  - See the docAPM2 chapter titled "Nested Paging", section "Combining Memory Types, MTRRs".
  - See Core::X86::Msr::MTRRdefType, Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrFix\_64K and Core::X86::Msr::MtrrFix\_16K\_0 through Core::X86::Msr::MtrrFix\_4K\_7.
- 2. TSeg & ASeg SMM mechanism (See Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask).
- 3. CR0[CD]: If (CR0[CD] == 1) then MemType = CD.
- 4. MMIO configuration space, APIC space.
  - MMIO APIC space and MMIO config space must not overlap.
  - MemType = UC.
- 5. If ("In SMM Mode"&& ~((Core::X86::Msr::SMMMask[AValid] && "The address falls within the ASeg region") || (Core::X86::Msr::SMMMask[TValid] && "The address falls within the TSeg region"))) then MemType = CD.

# 2.1.6 Configuration Space

PCI-defined configuration space was originally defined to allow up to 256 bytes of register space for each function of each device; these first 256 bytes are called base configuration space (BCS). It was expanded to support up to 4096 bytes per function; bytes 256 through 4095 are called extended configuration space (ECS).

The processor includes configuration space registers located in both BCS and ECS. Processor configuration space is accessed through bus 0, devices 18h to 1Fh, where device 18h corresponds to node 0 and device 1Fh corresponds to node 7. See 2.1.6.3 [Processor Configuration Space].

Configuration space is accessed by the processor through two methods as follows:

- IO-space configuration: IO instructions to addresses CF8h and CFCh.
  - Enabled through IO::IoCfgAddr[ConfigEn], which allows access to BCS.
  - Use of IO-space configuration can be programmed to generate GP faults through Core::X86::Msr::HWCR[IoCfgGpFault].
  - SMI trapping for these accesses is specified by Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS and Core::X86::Msr::SMI\_ON\_IO\_TRAP.
- MMIO configuration: configuration space is a region of memory space.
  - The base address and size of this range is specified by Core::X86::Msr::MmioCfgBaseAddr. The size is controlled by the number of configuration-space bus numbers supported by the system. Accesses to this range are converted configuration space as follows:

Address[31:0] = {0h, bus[7:0], device[4:0], function[2:0], offset[11:0]}.

The BIOS may use either configuration space access mechanism during boot. Before booting the OS, BIOS must disable IO access to ECS, enable MMIO configuration and build an ACPI defined MCFG table. BIOS ACPI code must use MMIO to access configuration space.

#### 2.1.6.1 MMIO Configuration Coding Requirements

MMIO configuration space accesses must use the uncacheable (UC) memory type. Instructions used to read MMIO configuration space are required to take the following form: mov eax/ax/al, any\_address\_mode;

Instructions used to write MMIO configuration space are required to take the following form: mov any\_address\_mode, eax/ax/al;

No other source/target registers may be used other than eax/ax/al.

In addition, all such accesses are required not to cross any naturally aligned DW boundary. Access to MMIO configuration space registers that do not meet these requirements result in undefined behavior.

### 2.1.6.2 MMIO Configuration Ordering

Since MMIO configuration cycles are not serializing in the way that IO configuration cycles are, their ordering rules relative to posted may result in unexpected behavior.

Therefore, processor MMIO configuration space is designed to match the following ordering relationship that exists naturally with IO-space configuration: if a core generates a configuration cycle followed by a posted Write cycle, then the posted Write is held in the processor until the configuration cycle completes. As a result, any unexpected behavior that might have resulted if the posted Write cycle were to pass MMIO configuration cycle is avoided.

#### 2.1.6.3 Processor Configuration Space

Accesses to unimplemented registers of implemented functions are ignored: Writes dropped; Reads return 0. Accesses to unimplemented functions also ignored: Writes are dropped; however, Reads return all F's. The processor does not log any master abort events for accesses to unimplemented registers or functions.

Accesses to device numbers of devices not implemented in the processor are routed based on the configuration map registers. If such requests are master aborted, then the processor can log the event.

#### 2.1.7 PCI Configuration Legacy Access

#### IOx0CF8 [IO-Space Configuration Address] (IO::IoCfgAddr)

Read-write. Reset: 0000\_0000h.

IO::IoCfgAddr, and IO::IoCfgData are used to access system configuration space, as defined by the PCI specification. IO::IoCfgAddr provides the address register and IO::IoCfgData provides the data port. Software sets up the configuration address by writing to IO::IoCfgAddr. Then, when an access is made to IO::IoCfgData, the processor generates the corresponding configuration access to the address specified in IO::IoCfgAddr. See 2.1.6 [Configuration Space].

IO::IoCfgAddr may only be accessed through aligned, DW IO Reads and Writes; otherwise, the accesses are passed to

the appropriate IO link. Accesses to IO::IoCfgAddr and IO::IoCfgData received from an IO link are treated as all other IO transactions received from an IO link. IO::IoCfgAddr and IO::IoCfgData in the processor are not accessible from an IO link.

_aliasIO	); IOx0CF8; IO=0000_0000h		
Bits	Description		
31	<b>ConfigEn</b> : <b>configuration space enable</b> . Read-write. Reset: 0. 0=IO Read and Write accesses are passed to the appropriate IO link and no configuration access is generated. 1=IO Read and Write accesses to IO::IoCfgData are translated into configuration cycles at the configuration address specified by this register.		
30:28	Reserved.		
27:24	<b>ExtRegNo</b> : <b>extended register number</b> . Read-write. Reset: 0h. ExtRegNo provides bits[11:8] and RegNo provides bits[7:2] of the byte address of the configuration register.		
23:16	<b>BusNo</b> : <b>bus number</b> . Read-write. Reset: 00h. Specifies the bus number of the configuration cycle.		
15:11	<b>Device</b> : <b>device</b> number. Read-write. Reset: 00h. Specifies the device number of the configuration cycle.		
10:8	<b>Function</b> . Read-write. Reset: 0h. Specifies the function number of the configuration cycle.		
7:2	RegNo: register address. Read-write. Reset: 00h. See IO::IoCfgAddr[ExtRegNo].		
1:0	Reserved.		

# IOx0CFC [IO-Space Configuration Data Port] (IO::IoCfgData)

Read-write. Reset: 0000_0000h.		
_aliasIO; IOx0CFC; IO=0000_0000h		
Bits	Description	
31:0	Data. Read-write. Reset: 0000_0000h. See IO::IoCfgAddr.	

#### 2.1.8 System Software Interaction With SMT Enabled

If Core::X86::Cpuid::CoreId[ThreadsPerCore] > 0, then SMT is enabled in all cores in the system. When SMT is enabled, the resources of each core are dynamically balanced among the hardware threads executing on that core. The number of hardware threads (hereafter "threads") supported by a single core when SMT is enabled is reported in Core::X86::Cpuid::CoreId[ThreadsPerCore]. System software that is SMT-aware may take advantage of the knowledge that core resources are being shared among multiple threads when scheduling tasks to be run by each thread on each core. System software that is not SMT-aware sees each thread as an independent core.

#### 2.1.9 Register Sharing




Figure 23: Register Sharing Domains

#### MSR0000\_0010 [Time Stamp Counter] (TSC)

Read-wri	Read-write, Volatile. Reset: 0000_0000, 0000_0000h.			
Core::X86::1	Msr::TSC lthree0_core[3:0] thread[1:0]; MSR00000010			
Bits	Bits Description			
	TSC: time stamp counter. Read-write, Volatile. Reset: 0. The TSC increments at the P0 frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).			

Figure 24: Instance Parameters

Instances of core registers are designated as lthree[n:0]\_core[n:0]\_thread[1:0]. Core registers may be shared at various levels of hierarchy as one register instance per node, per L3 complex, per core or per thread. The absence of the instance parameter \_thread[1:0] signifies that there is not a specific instance of said register per thread and thus the register is shared between thread[1] and thread[0]. Similarly, the absence of the instance parameter \_core[n:0] signifies that there is not a specific instance of said register per core and thus the register is shared by all cores in that L3 complex, and so on. The absence of instance parameters indicate there is one shared register at the node level. Software must coordinate writing to shared registers with other threads in the same sharing hierarchy level.

#### 2.1.10 Timers

Each core includes the following timers. These timers do not vary in frequency regardless of the current P-state or C-state.

- Core::X86::Msr::TSC; the TSC increments at the rate specified by the P0 Pstate.
- The APIC timer (Core::X86::Apic::TimerInitialCount and Core::X86::Apic::TimerCurrentCount), which increments at the rate of 2xCLKIN; the APIC timer may increment in units of between 1 and 8.

#### 2.1.11 Interrupts

#### 2.1.11.1 System Management Mode (SMM)

System management mode (SMM) is typically used for system control activities such as power management. These activities are typically transparent to the operating system.

#### 2.1.11.1.1 SMM Overview

SMM is entered by a core on the next instruction boundary after a system management interrupt (SMI) is received and recognized. A core may be programmed to broadcast a special cycle to the system, indicating that it is entering SMM mode. The core then saves its state into the SMM memory state save area and jumps to the SMI service routine (or SMI handler). The pointer to the SMI handler is specified by MSRs. The code and data for the SMI handler are stored in the SMM memory area, which may be isolated from the main memory accesses.

The core returns from SMM by executing the RSM instruction from the SMI handler. The core restores its state from the SMM state save area and resumes execution of the instruction following the point where it entered SMM. The core may be programmed to broadcast a special bus cycle to the system, indicating that it is exiting SMM mode.

#### 2.1.11.1.2 Mode and Default Register Values

The software environment after entering SMM has the following characteristics:

- Addressing and operation is in Real mode.
  - A far jump, call or return in the SMI handler can only address the lower 1M of memory, unless the SMI handler first switches to protected mode.
  - If (Core::X86::Msr::SMM\_BASE[SmmBase] >= 0010\_0000h) then:
    - The value of the CS selector is undefined upon SMM entry.
    - The undefined CS selector value should not be used as the target of a far jump, call, or return.
- 4-Gbyte segment limits.
- Default 16-bit operand, address, and stack sizes (instruction prefixes can override these defaults).
- Control transfers that do not override the default operand size truncate the EIP to 16 bits.
- Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing, unless a change is made into protected mode.
- Interrupt vectors use the Real mode interrupt vector table.
- The IF flag in EFLAGS is cleared (INTR is not recognized).
- The TF flag in EFLAGS is cleared.
- The NMI and INIT interrupts are masked.
- Debug register DR7 is cleared (debug traps are disabled).

The SMM base address is specified by Core::X86::Msr::SMM\_BASE[SmmBase]. Important offsets to the base address pointer are:

- Core::X86::Msr::SMM\_BASE[SmmBase] + 8000h: SMI handler entry point.
- Core::X86::Msr::SMM\_BASE[SmmBase] + FE00h FFFFh: SMM state save area.

#### 2.1.11.1.3 SMI Sources And Delivery

The processor accepts SMIs as link-defined interrupt messages only. The core/node destination of these SMIs is a function of the destination field of these messages. However, the expectation is that all such SMI messages are specified to be delivered globally (to all cores of all nodes).

There are also several local events that can trigger SMIs. However, these local events do not generate SMIs directly. Each of them triggers a programmable IO cycle that is expected to target the SMI command port in the IO hub and trigger a global SMI interrupt message back to the coherent fabric.

Local sources of SMI events that generate the IO cycle specified in Core::X86::Msr::SmiTrigIoCycle are:

- In the core, as specified by:
  - Core::X86::Msr::McExcepRedir.
  - Core::X86::Msr::SMI ON IO TRAP.
- All local APIC LVT registers programmed to generate SMIs.

The status for these are stored in Core::X86::Smm::LocalSmiStatus.

#### **2.1.11.1.4 SMM Initial State**

After storing the save state, execution starts at Core::X86::Msr::SMM\_BASE[SmmBase] + 08000h. The SMM initial state is specified in the following table.

Table 15: SMM Initial State

Register	SMM Initial State
CS	SmmBase[19:4]

DS	0000h
ES	0000h
FS	0000h
GS	0000h
SS	0000h
General-Purpose Registers	Unmodified.
EFLAGS	0000_0002h
RIP	0000_0000_0000_8000h
CR0	Bits[0,2,3,31] cleared (PE, EM, TS, and PG); remainder is unmodified.
CR4	0000_0000_0000_0000h
GDTR	Unmodified.
LDTR	Unmodified.
IDTR	Unmodified.
TR	Unmodified.
DR6	Unmodified.
DR7	0000_0000_0000_0400h
EFER	All bits are cleared except bit[12] (SVME) which is unmodified.

#### 2.1.11.1.5 SMM Save State

In the following table, the offset field provides the offset from the SMM base address specified by Core::X86::Msr::SMM\_BASE[SmmBase].

Table 16: SMM Save State

Offset Size Contents		nts	Access	
FE00h	Word	ES	Selector	Read-only
FE02h	6 Bytes	1	Reserved	
FE08h	Quadword	1	Descriptor in memory format	
FE10h	Word	CS	Selector	Read-only
FE12h	6 Bytes		Reserved	
FE18h	Quadword		Descriptor in memory format	
FE20h	Word	SS	Selector	Read-only
FE22h	6 Bytes	1	Reserved	
FE28h	Quadword	1	Descriptor in memory format	
FE30h	Word	DS	Selector	Read-only
FE32h	6 Bytes		Reserved	
FE38h	Quadword		Descriptor in memory form	
FE40h	Word	FS	Selector	Read-only
FE42h	2 Bytes	]	Reserved	
FE44h	Doublewor d		FS Base {16'b[47], 47:32}(note 1)	
FE48h	Quadword	1	Descriptor in memory format	
FE50h	Word	GS	Selector	Read-only
FE52h	2 Bytes	]	Reserved	
FE54h	Doublewor d		GS Base {16'b[47], 47:32}(note 1)	
FE58h	Quadword		Descriptor in memory format	

FE60h	4 Bytes	GDTR	Reserved	Read-only	
FE64h	Word		Limit		
FE66h	2 Bytes	1	Reserved		
FE68h	Quadword	1	Descriptor in memory format		
FE70h	Word	LDTR	Selector	Read-only	
FE72h	Word		Attributes		
FE74h	Doublewor	1	Limit		
	d				
FE78h	Quadword	1	Base		
FE80h	4 Bytes	IDTR	Reserved	Read-only	
FE84h	Word	1	Limit		
FE86h	2 Bytes	1	Reserved		
FE88h	Quadword	1	Base		
FE90h	Word	TR	Selector	Read-only	
FE92h	Word	1	Attributes		
FE94h	Doublewor	1	Limit		
	d				
FE98h	Quadword	1	Base		
FEA0h	Quadword	IO_RES	TART_RIP		
FEA8h	Quadword	IO_RES	TART_RCX		
FEB0h	Quadword	IO_RES	TART_RSI		
FEB8h	Quadword	IO_RES	TART_RDI		
FEC0h	Doublewor	Core::X	86::Smm::TrapOffset [SMM IO Trap Offset]	Read-only	
	d				
FEC4	Doublewor	Core::X	86::Smm::LocalSmiStatus	Read-only	
	d				
FEC8h	Byte		86::Smm::IoRestart	Read-write	
FEC9h	Byte		86::Smm::AutoHalt	Read-write	
FECAh	Byte		86::Smm::NmiMask	Read-write	
FECBh	5 Bytes	Reserve	d		
FED0h	Quadword	EFER		Read-only	
FED8h	Quadword	Core::X	86::Smm::SvmState	Read-only	
FEE0h	Quadword		MCB physical address	Read-only	
FEE8h	Quadword	SVM Vi	rtual Interrupt Control	Read-only	
FEF0h	16 Bytes	Reserve			
FEFCh	Doublewor	Core::X	86::Smm::SmmRevID	Read-only	
	d				
FF00h	Doublewor	Core::X	86::Smm::SmmBase	Read-write	
	d	_			
FF04h	28 Bytes	Reserve			
FF20h	Quadword	Guest P		Read-only	
FF28h	Quadword	<del>                                     </del>	ER (note 2)		
FF30h	Quadword	-	Host CR4 (note 2)		
FF38h	Quadword	+	Nested CR3 (note 2)		
FF40h	Quadword	Host CR0 (note 2)			
FF48h	Quadword	CR4			
FF50h	Quadword	CR3			
FF58h	Quadword	CR0			
FF60h	Quadword	DR7		Read-only	

FF68h	Quadword	DR6	
FF70h	Quadword	RFLAGS	Read-write
FF78h	Quadword	RIP	Read-write
FF80h	Quadword	R15	
FF88h	Quadword	R14	
FF90h	Quadword	R13	
FF98h	Quadword	R12	
FFA0h	Quadword	R11	
FFA8h	Quadword	R10	
FFB0h	Quadword	R9	
FFB8h	Quadword	R8	
FFC0h	Quadword	RDI	Read-write
FFC8h	Quadword	RSI	
FFD0h	Quadword	RBP	
FFD8h	Quadword	RSP	
FFE0h	Quadword	RBX	
FFE8h	Quadword	RDX	
FFF0h	Quadword	RCX	
FFF8h	Quadword	RAX	
Mataca			

#### Notes:

- 1. This notation specifies that bit[47] is replicated in each of the 16 MSBs of the DW (sometimes called sign extended). The 16 LSBs contain bits[47:32].
- 2. Only used for an SMI in guest mode with nested paging enabled.

The SMI save state includes most of the integer execution unit. Not included in the save state are: the floating-point state, MSRs, and CR2. In order to be used by the SMI handler, these must be saved and restored. The save state is the same, regardless of the operating mode (32-bit or 64-bit).

#### 2.1.11.1.6 System Management State

The following are offsets in the SMM save state area.

#### SMMxFEC0 [SMM IO Trap Offset] (Core::X86::Smm::TrapOffset)

Read-only, Volatile. Reset: 0000\_0000h.

If the assertion of SMI is recognized on the boundary of an IO instruction, Core::X86::Smm::TrapOffset contains information about that IO instruction. For example, if an IO access targets an unavailable device, the system can assert SMI and trap the IO instruction. Core::X86::Smm::TrapOffset then provides the SMI handler with information about the IO instruction that caused the trap. After the SMI handler takes the appropriate action, it can reconstruct and then reexecute the IO instruction from SMM. Or, more likely, it can use Core::X86::Smm::IoRestart to cause the core to reexecute the IO instruction immediately after resuming from SMM.

Bits	Description		
31:16	<b>Port</b> : <b>trapped IO port address</b> . Read-only, Volatile. Reset: 0000h. This provides the address of the IO		
	instruction.		
15:12	BPR: IO breakpoint match. Read-only, Volatile. Reset: 0h.		
11	<b>TF</b> : <b>EFLAGS TF value</b> . Read-only, Volatile. Reset: 0.		
10:7	Reserved.		
6	SZ32: size 32 bits. Read-only, Volatile. Reset: 0. 1=Port access was 32 bits.		
5	<b>SZ16</b> : <b>size 16 bits</b> . Read-only, Volatile. Reset: 0. 1=Port access was 16 bits.		
4	SZ8: size 8 bits. Read-only, Volatile. Reset: 0. 1=Port access was 8 bits.		
3	REP: repeated port access. Read-only, Volatile. Reset: 0.		

2	STR: string-based port access. Read-only, Volatile. Reset: 0.	
1	V: IO trap word valid. Read-only, Volatile. Reset: 0. 0=The other fields of this offset are not valid. 1=The	core
	entered SMM on an IO instruction boundary; all information in this offset is valid.	
0	<b>RW</b> : <b>port access type</b> . Read-only, Volatile. Reset: 0. 0=IO Write (OUT instruction). 1=IO Read (IN instru	ction).

#### SMMxFEC4 [Local SMI Status] (Core::X86::Smm::LocalSmiStatus)

Read-on	lv,Volatile.	Reset.	0000	0000h
IXCau-OII	iv. voiauic.	IXCSCI.	UUUU	OUUUII.

This offset stores status bits associated with SMI sources local to the core. For each of these bits, 1=The associated mechanism generated an SMI.

mecha	mechanism generated an SMI.		
Bits	Description		
31:9	Reserved.		
8	<b>MceRedirSts</b> : <b>machine check exception redirection status</b> . Read-only, Volatile. Reset: 0. This bit is associated		
	with the SMI source specified in Core::X86::Msr::McExcepRedir[RedirSmiEn].		
7:4	Reserved.		
3:0	<b>IoTrapSts</b> : <b>IO trap status</b> . Read-only, Volatile. Reset: 0h. Each of these bits is associated with each of the		
	respective SMI sources specified in Core::X86::Msr::SMI_ON_IO_TRAP.		

#### SMMxFEC8 [IO Restart Byte] (Core::X86::Smm::IoRestart)

Read-write. Reset: 00h.

If the core entered SMM on an IO instruction boundary, the SMI handler may write this to FFh. This causes the core to re-execute the trapped IO instruction immediately after resuming from SMM. The SMI handler should only write to this byte if Core::X86::Smm::TrapOffset[V] == 1; otherwise, the behavior is undefined.

If a second SMI is asserted while a valid IO instruction is trapped by the first SMI handler, the core services the second SMI prior to re-executing the trapped IO instruction. Core::X86::Smm::TrapOffset[V] == 0 during the second entry into SMM, and the second SMI handler must not rewrite this byte.

If there is a simultaneous SMI IO instruction trap and debug breakpoint trap, the processor first responds to the SMI and postpones recognizing the debug exception until after resuming from SMM. If debug registers other than DR6 and DR7 are used while in SMM, they must be saved and restored by the SMI handler. If Core::X86::Smm::IoRestart is set to FFh when the RSM instruction is executed, the debug trap does not occur until after the IO instruction is re-executed.

Bits	Description
7:0	RST: SMM IO Restart Byte. Read-write. Reset: 00h.

#### SMMxFEC9 [Auto Halt Restart Offset] (Core::X86::Smm::AutoHalt)

Read-	Read-write. Reset: 00h.	
Bits	Description	
7:1	Reserved.	
0	<b>HLT</b> : <b>halt restart</b> . Read-write. Reset: 0. 0=Entered SMM on a normal x86 instruction boundary. 1=Entered	
	SMM from the Halt state. Upon SMM entry, this bit indicates whether SMM was entered from the Halt state.	
	Before returning from SMM, this bit can be written by the SMI handler to specify whether the return from SMM	
	should take the processor back to the Halt state or to the instruction-execution state specified by the SMM state	
	save area (normally, the instruction after the halt). Clearing this bit the returns to the instruction specified in the	
	SMM save state. Setting this bit returns to the halt state. If the return from SMM takes the processor back to the	
	Halt state, the HLT instruction is not refetched and re-executed. However, the Halt special bus cycle is broadcast	
	and the processor enters the Halt state.	

# SMMxFECA [NMI Mask] (Core::X86::Smm::NmiMask)

Read-	write. Reset: 00h.
Bits	Description
7:1	Reserved.
0	NmiMask: NMI Mask. Read-write. Reset: 0. 0=NMI not masked. 1=NMI masked. Specifies whether NMI was

masked upon entry to SMM.

SMMxFED8 [SMM SVM State] (Core::X86::Smm::SvmState)

Read-o	Read-only, Volatile. Reset: 0000_0000_0000_0000h.		
This o	This offset stores the SVM state of the processor upon entry into SMM.		
Bits	S Description		
63:4	Reserved.		
3	HostEfla	gesIF: host EFLAGS IF. Read-only, Volatile. Reset: 0.	
2:0	SvmState. Read-only, Volatile. Reset: 0h.		
	ValidValues:		
	Value	Description	
	0h	SMM entered from a non-guest state.	
	1h	Reserved.	
	2h	SMM entered from a guest state.	
	5h-3h	Reserved.	
	6h	SMM entered from a guest state with nested paging enabled.	
	7h	Reserved.	

### SMMxFEFC [SMM Revision Identifier] (Core::X86::Smm::SmmRevID)

	,	
Read-	Read-only. Reset: 0003_0064h.	
This o	ffset stores the SVM state of the processor upon entry into SMM.	
Bits	S Description	
31:18	Reserved.	
17	<b>BRL</b> . Read-only. Reset: 1. 1=Base relocation supported.	
16	IOTrap. Read-only. Reset: 1. 1=IO trap supported.	
15:0	Revision. Read-only. Reset: 0064h.	

## SMMxFE00 [SMM Base Address] (Core::X86::Smm::SmmBase)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
This o	This offset stores the base of the SMM-State of the processor upon entry into SMM.	
Bits	Description	
63:32	Reserved.	
31:0	SmmBase. Read-write, Volatile. Reset: 0000_0000h. See Core::X86::Msr::SMM_BASE[SmmBase].	

## 2.1.11.1.7 Exceptions and Interrupts in SMM

When SMM is entered, the core masks INTR, NMI, SMI, and INIT interrupts. The core clears the IF flag to disable INTR interrupts. To enable INTR interrupts within SMM, the SMM handler must set the IF flag to 1.

Generating an INTR interrupt can be used for unmasking NMI interrupts in SMM. The core recognizes the assertion of NMI within SMM immediately after the completion of an IRET instruction. Once NMI is recognized within SMM, NMI recognition remains enabled until SMM is exited, at which point NMI masking is restored to the state it was in before entering SMM.

While in SMM, the core responds to STPCLK interrupts, as well as to all exceptions that may be caused by the SMI handler.

## 2.1.11.1.8 The Protected ASeg and TSeg Areas

These ranges are controlled by Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask; see those registers for

details.

#### 2.1.11.1.9 SMM Special Cycles

Special cycles can be initiated on entry and exit from SMM to acknowledge to the system that these transitions are occurring. These are controlled by Core::X86::Msr::HWCR[RsmSpCycDis,SmiSpCycDis].

#### 2.1.11.1.10 Locking SMM

The SMM registers (Core::X86::Msr::SMMAddr and Core::X86::Msr::SMMMask) can be locked from being altered by setting Core::X86::Msr::HWCR[SmmLock]. SBIOS must lock the SMM registers after initialization to prevent unexpected changes to these registers.

#### 2.1.11.1.11 SMM Page Configuration Lock

The SMM Page Configuration Lock feature allows SMM handler code to lock the paging configuration. Once locked, the paging configuration cannot be modified until RSM completes.

Core::X86::Cpuid::FeatureExt2Eax[SmmPgCfgLock] Specifies SMM page configuration locking is supported.

Core::X86::Msr::HWCR[SmmPgCfgLock] locks registers related to page configuration. If not in SMM mode, Error-on-write-1. Cleared on RSM instruction.

If Core::X86::Msr::HWCR[SmmPgCfgLock], WRMSR of Core::X86::Msr::EFER results in an error.

If Core::X86::Msr::HWCR[SmmPgCfgLock], MOV CR0, CR3 and CR4 instructions result in an error.

#### 2.1.11.2 Local APIC

Family 19h, Model 50h supports the APIC interrupt controller and the X2APIC interrupt controllers. See 2.1.11.2.2 [Local APIC Registers] for the APIC registers and Core::X86::Msr::APIC\_ID through Core::X86::Msr::ExtendedInterruptLvtEntries for the X2APIC registers.

#### 2.1.11.2.1 Local APIC Functional Description

The local APIC contains logic to receive interrupts from a variety of sources and to send interrupts to other local APICs, as well as registers to control its behavior and report status. Interrupts can be received from:

- IO devices including the IO hub (IO APICs)
- Other local APICs (inter-processor interrupts)
- APIC timer
- · Thermal events
- Performance counters
- Legacy local interrupts from the IO hub (INTR and NMI)
- APIC internal errors

The APIC timer, thermal events, performance counters, local interrupts, and internal errors are all considered local interrupt sources, and their routing is controlled by local vector table entries. These entries assign a message type and vector to each interrupt, allow them to be masked, and track the status of the interrupt.

IO and inter-processor interrupts have their message type and vector assigned at the source and are unaltered by the local APIC. They carry a destination field and a mode bit that together determine which local APIC(s) accepts them. The destination mode (DM) bit specifies if the interrupt request packet should be handled in physical or logical destination mode.

#### 2.1.11.2.1.1 Detecting and Enabling

The presence of APIC is detected via Core::X86::Cpuid::FeatureIdEdx[APIC], and the presence of X2APIC is detected via Core::X86::Cpuid::FeatureIdEcx[X2APIC].

The local APIC is enabled via Core::X86::Msr::APIC\_BAR[ApicEn]. The X2APIC is enabled via

Core::X86::Msr::APIC BAR[x2ApicEn]. Reset forces the APIC and X2APIC disabled.

#### 2.1.11.2.1.2 APIC Register Space

#### MMIO APIC space:

- Memory mapped to a 4-KB range. The memory type of this space is the UC memory type. The base address of this range is specified by {Core::X86::Msr::APIC BAR[ApicBar[47:12]],000h}.
- The mnemonic is defined to be APICxXXX; where XXX is the byte address offset from the base address starting with APICx020 through APICx530 (Core::X86::Apic::ApicId Core::X86::Apic::ExtendedInterruptLvtEntries).
- Treated as normal memory space when APIC is disabled, as specified by Core::X86::Msr::APIC\_BAR[ApicEn]. MSR X2APIC space:
  - The local APIC register space in x2APIC mode.
  - MMIO APIC registers in x2APIC mode is defined by the register from MSR0000\_0802 to MSR0000\_08[53:50] (Core::X86::Msr::APIC\_ID through Core::X86::Msr::ExtendedInterruptLvtEntries).
  - If (Core::X86::Msr::APIC\_BAR[x2ApicEn] == 0) then GP-read-write.
  - RDMSR/WRMSR will occur in program order.

#### 2.1.11.2.1.3 ApicId Enumeration Requirements

Note: Family 19h processors do not require contiguous ApicId assignments.

Operating systems are expected to use Core::X86::Cpuid::SizeId[ApicIdSize], the number of least significant bits in the Initial APIC ID that indicate core ID within a processor, in constructing per-core CPUID masks. Core::X86::Cpuid::SizeId[ApicIdSize] determines the maximum number of cores (MNC) that the processor could theoretically support, not the actual number of cores that are actually implemented or enabled on the processor, as indicated by Core::X86::Cpuid::SizeId[NC].

#### 2.1.11.2.1.4 Physical Destination Mode

The interrupt is only accepted by the local APIC whose Core::X86::Apic::ApicId[ApicId] matches the destination field of the interrupt. Physical mode allows up to 255 APICs to be addressed individually.

#### 2.1.11.2.1.5 Logical Destination Mode

A local APIC accepts interrupts selected by Core::X86::Apic::LocalDestination and the destination field of the interrupt using either cluster or flat format as configured by Core::X86::Apic::DestinationFormat[Format].

If flat destinations are in use, bits[7:0] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:0] of the arriving interrupt's destination field. If any bit position is set in both fields, the local APIC is a valid destination. Flat format allows up to 8 APICs to be addressed individually.

If cluster destinations are in use, bits[7:4] of Core::X86::Apic::LocalDestination[Destination] are checked against bits[7:4] of the arriving interrupt's destination field to identify the cluster. If all of bits[7:4] match, then bits[3:0] of Core::X86::Apic::LocalDestination[Destination] and the interrupt destination are checked for any bit positions that are set in both fields to identify processors within the cluster. If both conditions are met, the local APIC is a valid destination. Cluster format allows 15 clusters of 4 APICs each to be addressed.

#### 2.1.11.2.1.6 Interrupt Delivery

SMI, NMI, INIT, Startup, and External interrupts are classified as non-vectored interrupts.

When an APIC accepts a non-vectored interrupt, it is handled directly by the processor instead of being queued in the APIC. When an APIC accepts a fixed or lowest-priority interrupt, it sets the bit in Core::X86::Apic::InterruptRequest corresponding to the vector in the interrupt. For local interrupt sources, this comes from the vector field in that interrupt's local vector table entry. The corresponding bit in Core::X86::Apic::TriggerMode is set if the interrupt is level-triggered and cleared if edge-triggered. If a subsequent interrupt with the same vector arrives when the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is already set, the two interrupts are collapsed into one. Vectors[15:0] are Reserved.

#### 2.1.11.2.1.7 **Vectored Interrupt Handling**

Core::X86::Apic::TaskPriority and Core::X86::Apic::ProcessorPriority each contain an 8-bit priority divided into a main priority (bits[7:4]) and a priority sub-class (bits[3:0]). The task priority is assigned by software to set a threshold priority at which the processor is interrupted.

The processor priority is calculated by comparing the main priority (bits[7:4]) of Core::X86::Apic::TaskPriority[Priority] to bits[7:4] of the 8-bit encoded value of the highest bit set in Core::X86::Apic::InService. The processor priority is the higher of the two main priorities.

The processor priority is used to determine if any accepted interrupts (indicated by Core::X86::Apic::InterruptRequest[RequestBits]) are high enough priority to be serviced by the processor. When the processor is ready to service an interrupt, the highest bit in Core::X86::Apic::InterruptRequest[RequestBits] is cleared, and the corresponding bit is set in Core::X86::Apic::InService[InServiceBits].

When the processor has completed service for an interrupt, it performs a Write to Core::X86::Apic::EndOfInterrupt, clearing the highest bit in Core::X86::Apic::InService[InServiceBits] and causing the next-highest interrupt to be serviced. If the corresponding bit in Core::X86::Apic::TriggerMode[TriggerModeBits] is set, a Write to Core::X86::Apic::EndOfInterrupt is performed on all APICs to complete service of the interrupt at the source.

#### 2.1.11.2.1.8 Interrupt Masking

Interrupt masking is controlled by the Core::X86::Apic::ExtendedApicControl. If

Core::X86::Apic::ExtendedApicControl[IerEn] is set, Core::X86::Apic::InterruptEnable are used to mask interrupts. Any bit in Core::X86::Apic::InterruptEnable[InterruptEnableBits] that is clear indicates the corresponding interrupt is masked. A masked interrupt is not serviced and the corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] remains set.

#### 2.1.11.2.1.9 Spurious Interrupts

In the event that the task priority is set to or above the level of the interrupt to be serviced, the local APIC delivers a spurious interrupt vector to the processor, as specified by Core::X86::Apic::SpuriousInterruptVector.

Core::X86::Apic::EndOfInterrupt occurs.

#### 2.1.11.2.1.10 Spurious Interrupts Caused by Timer Tick Interrupt

A typical interrupt is asserted until it is serviced. An interrupt is de-asserted when software clears the interrupt status bit within the interrupt service routine. Timer tick interrupt is an exception since it is de-asserted regardless of whether it is serviced or not.

The processor is not always able to service interrupts immediately (i.e., when interrupts are masked by clearing EFLAGS.IM).

If the processor is not able to service the timer tick interrupt for an extended period of time, the INTR caused by the first timer tick interrupt asserted during that time is delivered to the local APIC in ExtInt mode and latched, and the subsequent timer tick interrupts are lost. The following cases are possible when the processor is ready to service interrupts:

- An ExtInt interrupt is pending, and INTR is asserted. This results in timer tick interrupt servicing. This occurs 50 percent of the time.
- An ExtInt interrupt is pending, and INTR is de-asserted. The processor sends the interrupt acknowledge cycle, but when the PIC receives it, INTR is de-asserted, and the PIC sends a spurious interrupt vector. This occurs 50 percent of the time.

There is a 50 percent probability of spurious interrupts to the processor.

## 2.1.11.2.1.11 Lowest-Priority Interrupt Arbitration

Fixed and non-vectored interrupts are accepted by their destination APICs without arbitration.

Delivery of lowest-priority interrupts requires all APICs to arbitrate to determine which one accepts the interrupt. If Core::X86::Apic::SpuriousInterruptVector[FocusDisable] is clear, then the focus processor for an interrupt always accepts the interrupt. A processor is the focus of an interrupt if it is already servicing that interrupt (corresponding bit in Core::X86::Apic::InService[InServiceBits] is set) or if it already has a pending request for that interrupt (corresponding bit in Core::X86::Apic::InterruptRequest[RequestBits] is set). If Core::X86::Apic::ExtendedApicControl[IerEn] is set, the interrupt must also be enabled in Core::X86::Apic::InterruptEnable[InterruptEnableBits] for a processor to be the focus processor. If there is no focus processor for an interrupt, or focus processor checking is disabled, then each APIC calculates an arbitration priority value, stored in Core::X86::Apic::ArbitrationPriority, and the one with the lowest result accepts the interrupt.

The arbitration priority value is calculated by comparing Core::X86::Apic::TaskPriority[Priority] with the 8-bit encoded value of the highest bit set in Core::X86::Apic::InterruptRequest[RequestBits] (IRRVec) and the 8-bit encoded value of the highest bit set Core::X86::Apic::InService[InServiceBits] (ISRVec). If Core::X86::Apic::ExtendedApicControl[IerEn] is set the IRRVec and ISRVec are based off the highest enabled interrupt. The main priority bits[7:4] are compared as follows:

```
if ((TaskPriority[Priority[7:4]] >= InterruptRequest[IRRVec[7:4]])
&&(TaskPriority[Priority[7:4]] > InService[ISRVec[7:4]])) {
ArbitrationPriority[Priority] = TaskPriority[Priority]
} elsif { (InterruptRequest[IRRVec[7:4]] > InService[ISRVec[7:4]])
ArbitrationPriority[Priority] = {InterruptRequest[IRRVec[7:4]],0h}
} else {
ArbitrationPriority[Priority] = {InService[ISRVect[7:4]],0h}
}
```

#### 2.1.11.2.1.12 Inter-Processor Interrupts

The Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh provide a mechanism for generating interrupts in order to redirect an interrupt to another processor, originate an interrupt to another processor, or allow a processor to interrupt itself. A Write to register Core::X86::Apic::InterruptCommandLow causes an interrupt to be generated with the properties specified by the Core::X86::Apic::InterruptCommandLow and Core::X86::Apic::InterruptCommandHigh fields.

Message type (bits[10:8]) == 011b (Remote Read) is deprecated.

Not all combinations of ICR fields are valid. Only the following combinations are valid:

Note: x indicates a don't care.

Table 17: ICR Valid Combinations

Message Type	Trigger Mode	Level	Destination Shorthand
Fixed	Edge	x	X
	Level	Assert	X
Lowest Priority, SMI, NMI, INIT	Edge	X	Destination or all excluding self
	Level	Assert	Destination or all excluding self
Startup	X	X	Destination or all excluding self

#### 2.1.11.2.1.13 APIC Timer Operation

The local APIC contains a 32-bit timer, controlled by Core::X86::Apic::TimerLvtEntry,

Core::X86::Apic::TimerInitialCount, and Core::X86::Apic::TimerDivideConfiguration. The processor bus clock is divided by the value in Core::X86::Apic::TimerDivideConfiguration[Div[3:0]] to obtain a time base for the timer. When Core::X86::Apic::TimerInitialCount[Count] is written, the value is copied into Core::X86::Apic::TimerCurrentCount. Core::X86::Apic::TimerCurrentCount[Count] is decremented at the rate of the divided clock. When the count reaches 0, a timer interrupt is generated with the vector specified in Core::X86::Apic::TimerLvtEntry[Vector]. If Core::X86::Apic::TimerLvtEntry[Mode] specifies periodic operation, Core::X86::Apic::TimerCurrentCount[Count] is reloaded with the Core::X86::Apic::TimerInitialCount[Count] value, and it continues to decrement at the rate of the divided clock. If Core::X86::Apic::TimerLvtEntry[Mask] is set, timer interrupts are not generated.

#### 2.1.11.2.1.14 Generalized Local Vector Table

All LVTs (Core::X86::Apic::ThermalLvtEntry to Core::X86::Apic::LVTLINT, and Core::X86::Apic::ExtendedInterruptLvtEntries) support a generalized message type as follows:

- 000b=Fixed
- 010b=SMI
- 100b=NMI
- 111b=ExtINT
- All other messages types are Reserved.

#### 2.1.11.2.1.15 State at Reset

At power-up or reset, the APIC is hardware disabled (Core::X86::Msr::APIC\_BAR[ApicEn] == 0) so only SMI, NMI, INIT, and ExtInt interrupts may be accepted.

The APIC can be software disabled through Core::X86::Apic::SpuriousInterruptVector[APICSWEn]. The software disable has no effect when the APIC is hardware disabled.

When a processor accepts an INIT interrupt, the APIC is reset as at power-up, with the exception that:

- Core::X86::Apic::ApicId is unaffected.
- Pending APIC register writes complete.

## 2.1.11.2.2 Local APIC Registers

APIC	APICx020 [APIC ID] (Core::X86::Apic::ApicId)		
Read-only.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx020; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:24	<b>ApicId</b> : <b>APIC ID</b> . Read-only. Reset: XXh. The reset value varies based on core number. See 2.1.11.2.1.3 [ApicId		
	Enumeration Requirements].		
23:0	Reserved.		

# APICx030 [APIC Version] (Core::X86::Apic::ApicVersion)

	, , ,		
Read-only.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx030; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Description		
31	<b>ExtApicSpace</b> : <b>extended APIC register space present</b> . Read-only. Reset: 1. 1=Indicates the presence of		
	extended APIC register space starting at Core::X86::Apic::ExtendedApicFeature.		
30:25	Reserved.		
24	<b>DirectedEoiSupport</b> : <b>directed EOI support</b> . Read-only. Reset: Fixed,0. 0=Directed EOI capability not		
	supported.		
23:16	<b>MaxLvtEntry</b> . Read-only. Reset: XXh. Specifies the number of entries in the local vector table minus one.		
15:8	Reserved.		
7:0	<b>Version</b> . Read-only. Reset: 10h. Indicates the version number of this APIC implementation.		

# APICx080 [Task Priority] (Core::X86::Apic::TaskPriority)

Read-write. Reset: 0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; APICx080; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:8	Reserved.
7:0	<b>Priority</b> . Read-write. Reset: 00h. This field is assigned by software to set a threshold priority at which the core is
	interrupted.

# APICx090 [Arbitration Priority] (Core::X86::Apic::ArbitrationPriority)

Read-	Read-only, Volatile. Reset: 0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; APICx090; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:8	Reserved.		
7:0	<b>Priority</b> . Read-only, Volatile. Reset: 00h. Indicates the current priority for a pending interrupt, or a task or		
	interrupt being serviced by the core. The priority is used to arbitrate between cores to determine which accepts a		
	lowest-priority interrupt request.		

# APICx0A0 [Processor Priority] (Core::X86::Apic::ProcessorPriority)

Read-	Read-only, Volatile. Reset: 0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; APICx0A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31:8	Reserved.		
7:0 <b>Priority</b> . Read-only, Volatile. Reset: 00h. Indicates the core's current priority servicing a task or interrupt,			
used to determine if any pending interrupts should be serviced. It is the higher value of the task priority value a			
	the current highest in-service interrupt.		

# APICx0B0 [End of Interrupt] (Core::X86::Apic::EndOfInterrupt)

Write-only.

This register is written by the software interrupt handler to indicate the servicing of the current interrupt is complete.

_lth	_lthree0_core[7:0]_thread[1:0]; APICx0B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bi	ts	Description
31	:0	Reserved.

# APICx0C0 [Reserved] (Core::X86::Apic::RemoteRead)

AFICAUCU [Reserved] (CoreApicRemoteread)			
Read-only. Reset: 0000_0000h.			
Remote Read is deprecated.			
_lthree0_core[7:0]_thread[1:0]; APICx0C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}			
Bits Description			
31:0 Reserved.			

# APICx0D0 [Logical Destination] (Core::X86::Apic::LocalDestination)

Read-	write, Volatile. Reset: 0000_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; APICx0D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31:24	24 <b>Destination</b> . Read-write, Volatile. Reset: 00h. This APIC's destination identification. Used to determine which		
	interrupts should be accepted.		
23:0	3:0 Reserved.		

## APICx0E0 [Destination Format] (Core::X86::Apic::DestinationFormat)

Read-v	vrite. Rese	et: F000_0000h.	
Only s	Only supported in xAPIC mode.		
_lthree0_	core[7:0]_thre	ead[1:0]; APICx0E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Bits Description		
31:28	<b>Format</b> . Read-write. Reset: Fh. Controls which format to use when accepting interrupts with a logical destination		
	mode.		
	ValidValues:		
	Value Description		
	0h Cluster destinations are used.		
	Eh-1h Reserved.		
	Fh Flat destinations are used.		
27:0	Reserved.		

#### APICx0F0 [Spurious-Interrupt Vector] (Core::X86::Apic::SpuriousInterruptVector)

11110	(Coronizoni principal (Coronizoni principal pr		
Reset:	Reset: 0000_00FFh.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx0F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
Bits	Bits Description		
31:10	Reserved.		
9	<b>FocusDisable</b> . Read-write. Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.		
8	APICSWEn: APIC software enable. Read-write, Volatile. Reset: 0. 0=SMI, NMI, INIT, LINT[1:0], and Startup		
	interrupts may be accepted; pending interrupts in Core::X86::Apic::InService and		
	Core::X86::Apic::InterruptRequest are held, but further fixed, lowest-priority, and ExtInt interrupts are not		
	accepted. All LVT entry mask bits are set and cannot be cleared.		
7:0	<b>Vector</b> . Read-write, Volatile. Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.		

# APICx1[0...7]0 [In-Service] (Core::X86::Apic::InService)

Read-only,	Volatile.	Reset:	0000_	_0000h.	

The in-service registers provide a bit per interrupt to indicate that the corresponding interrupt is being serviced by the core. The first 16 InServiceBits of the first Core::X86::Apic::InService register are Reserved.

core. The first 16 InServiceBits of the first Core::X86::Apic::InService register are Reserved.
_lthree0_core[7:0]_thread[1:0]_n0; APICx100; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_core[7:0]_thread[1:0]_n1; APICx110; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_core[7:0]_thread[1:0]_n2; APICx120; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}
_lthree0_core[7:0]_thread[1:0]_n3; APICx130; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}

_lthree0	_lthree0_core[7:0]_thread[1:0]_n4; APICx140; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
_lthree0	_lthree0_core[7:0]_thread[1:0]_n5; APICx150; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0	_lthree0_core[7:0]_thread[1:0]_n6; APICx160; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0	_lthree0_core[7:0]_thread[1:0]_n7; APICx170; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Bits Description		
31:0	31:0 <b>InServiceBits</b> . Read-only, Volatile. Reset: 0000_0000h. These bits are set when the corresponding interrupt is		
	being serviced by the core.		

### APICx1[8...F]0 [Trigger Mode] (Core::X86::Apic::TriggerMode)

Read-only, Volatile. Reset: 0000\_0000h.

The trigger mode registers provide a bit per interrupt to indicate the assertion mode of each interrupt. The first 16 TriggerModeBits of the each thread's APIC[1F0:180] registers are Reserved.

\_lthree0\_core[7:0]\_thread[1:0]\_n0; APICx180; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] , 000h}

lthree0\_core[7:0]\_thread[1:0]\_n1; APICx190; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[7:0]\_thread[1:0]\_n2; APICx1A0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[7:0]\_thread[1:0]\_n3; APICx1B0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[7:0]\_thread[1:0]\_n4; APICx1C0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

 $! three0\_core[7:0]\_thread[1:0]\_n5; APICx1D0; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}$ 

lthree0\_core[7:0]\_thread[1:0]\_n6; APICx1E0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h} lthree0\_core[7:0]\_thread[1:0]\_n7; APICx1F0; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

# Bits Description

31:0 **TriggerModeBits**. Read-only, Volatile. Reset: 0000\_0000h. The corresponding trigger mode bit is updated when an interrupt is accepted. 1=Level-triggered interrupt. 0=Edge-triggered interrupt.

#### ValidValues:

Bit	Description
[0]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[1]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[2]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[3]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[4]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[5]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[6]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[7]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[8]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[9]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[10]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[11]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[12]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[13]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[14]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[15]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[16]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[17]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[18]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[19]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[20]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[21]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[22]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[23]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[24]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[25]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[26]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.

[27] 0=Edge-triggered interrupt. 1=Level-triggered interrupt.		0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[28]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[29]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[30]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
	[31]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.

#### APICx2[0...7]0 [Interrupt Request] (Core::X86::Apic::InterruptRequest)

Read-only. Reset: 0000\_0000h.

The interrupt request registers provide a bit per interrupt to indicate that the corresponding interrupt has been accepted by the APIC. The first 16 RequestBits of the first Core::X86::Apic::InterruptRequest register are Reserved.

lthree0\_core[7:0]\_thread[1:0]\_n0; APICx200; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

\_lthree0\_core[7:0]\_thread[1:0]\_n1; APICx210; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]] , 000h}

lthree0\_core[7:0]\_thread[1:0]\_n2; APICx220; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

lthree0\_core[7:0]\_thread[1:0]\_n3; APICx230; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

 $\underline{ lthree0\_core[7:0]\_thread[1:0]\_n4; APICx240; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}}$ 

 $\_lthree0\_core[7:0]\_thread[1:0]\_n5; APICx250; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}$ 

lthree0\_core[7:0]\_thread[1:0]\_n6; APICx260; APIC={Core::X86::Msr::APIC\_BAR[ApicBar[47:12]], 000h}

 $\underline{lthree0\_core[7:0]\_thread[1:0]\_n7; APICx270; APIC=\{Core::X86::Msr::APIC\_BAR[ApicBar[47:12]]\ ,\ 000h\}}$ 

#### Bits Description

31:0 **RequestBits**. Read-only. Reset: 0000\_0000h. The corresponding request bit is set when the an interrupt is accepted by the APIC.

#### ValidValues:

Bit	Description
[0]	0=Request bit not set. 1=Request bit set.
[1]	0=Request bit not set. 1=Request bit set.
[2]	0=Request bit not set. 1=Request bit set.
[3]	0=Request bit not set. 1=Request bit set.
[4]	0=Request bit not set. 1=Request bit set.
[5]	0=Request bit not set. 1=Request bit set.
[6]	0=Request bit not set. 1=Request bit set.
[7]	0=Request bit not set. 1=Request bit set.
[8]	0=Request bit not set. 1=Request bit set.
[9]	0=Request bit not set. 1=Request bit set.
[10]	0=Request bit not set. 1=Request bit set.
[11]	0=Request bit not set. 1=Request bit set.
[12]	0=Request bit not set. 1=Request bit set.
[13]	0=Request bit not set. 1=Request bit set.
[14]	0=Request bit not set. 1=Request bit set.
[15]	0=Request bit not set. 1=Request bit set.
[16]	0=Request bit not set. 1=Request bit set.
[17]	0=Request bit not set. 1=Request bit set.
[18]	0=Request bit not set. 1=Request bit set.
[19]	0=Request bit not set. 1=Request bit set.
[20]	0=Request bit not set. 1=Request bit set.
[21]	0=Request bit not set. 1=Request bit set.
[22]	0=Request bit not set. 1=Request bit set.
[23]	0=Request bit not set. 1=Request bit set.
[24]	0=Request bit not set. 1=Request bit set.
[25]	0=Request bit not set. 1=Request bit set.
[26]	0=Request bit not set. 1=Request bit set.
[27]	0=Request bit not set. 1=Request bit set.

	[28]	0=Request bit not set. 1=Request bit set.
	[29]	0=Request bit not set. 1=Request bit set.
	[30]	0=Request bit not set. 1=Request bit set.
	[31]	0=Request bit not set. 1=Request bit set.

### APICx280 [Error Status] (Core::X86::Apic::ErrorStatus)

Writes to this register trigger an update of the register state. The value written by software is arbitrary. Each write causes the internal error state to be loaded into this register, clearing the internal error state. Consequently, a second write prior to the occurrence of another error causes the register to be overwritten with cleared data.

_lthree0	lthree0_core[7:0]_thread[1:0]; APICx280; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits	Description	
31:8	Reserved.	
7	<b>IllegalRegAddr</b> : <b>illegal register address</b> . Read-write. Reset: 0. This bit indicates that an access to a nonexistent	
	register location within this APIC was attempted. Can only be set in xAPIC mode.	
6	<b>RcvdIllegalVector</b> : <b>received illegal vector</b> . Read-write. Reset: 0. This bit indicates that this APIC has received a	
	message with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).	
5	<b>SentIllegalVector</b> . Read-write. Reset: 0. This bit indicates that this APIC attempted to send a message with an	
	illegal vector (00h to 0Fh for fixed and lowest priority interrupts).	
4	Reserved.	
3	<b>RcvAcceptError</b> : <b>receive accept error</b> . Read-write. Reset: 0. This bit indicates that a message received by this	
	APIC was not accepted by this or any other APIC.	
2	<b>SendAcceptError</b> . Read-write. Reset: 0. This bit indicates that a message sent by this APIC was not accepted by	
	any APIC.	
1:0	Reserved.	

### APICx300 [Interrupt Command Low] (Core::X86::Apic::InterruptCommandLow)

THE TOXOUT [Interrupt Communic Low] (Corexoorpicinterrupt Communic Low)			
Reset:	Reset: 0000_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; APICx300; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:20	Reserved.		
19:18	9:18 <b>DestShrthnd</b> : <b>destination shorthand</b> . Read-write. Reset: 0h.		
	<b>Description</b> : Provides a quick way to specify a destination for a message.		
	If all including self or all excluding self is used, then destination mode is ignored and physical is automatically		
	used.		

#### ValidValues:

Value	Description
0h	No shorthand (Destination field).
1h	Self.
2h	All including self.
3h	All excluding self (This sends a message with a destination encoding of all 1s, so if lowest priority is
	used the message could end up being reflected back to this APIC).

#### 17:16 **RemoteRdStat**. Read-only. Reset: 0h.

## ValidValues:

Value	Description
0h	Read was invalid.
1h	Delivery pending.
2h	Delivery complete and access was valid.
3h	Reserved.

**TM**: **trigger mode**. Read-write. Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is 15 triggered.

14	Level. Re	ad-write. Reset: 0. 0=De-asserted. 1=Asserted.
13	Reserved.	
12		<b>rupt delivery status</b> . Read-only. Reset: 0. 0=Idle. 1=Send pending. In xAPIC mode this bit is set to
		hat the interrupt has not yet been accepted by the destination core(s). Software may repeatedly write
		6::Apic::InterruptCommandLow without polling the DS bit; all requested IPIs are delivered.
11		ination mode. Read-write. Reset: 0. 0=Physical. 1=Logical.
10:8	MsgType	Read-write. Reset: 0h. The message types are encoded as follows:
	ValidValı	ies:
	Value	Description
	0h	Fixed.
	1h	Lowest Priority.
	2h	SMI.
	3h	Reserved.
	4h	NMI.
	5h	INIT.
	6h	Startup.
	7h	External interrupt.
7:0	Vector. R	ead-write. Reset: 00h. The vector that is sent for this interrupt source.

# APICx310 [Interrupt Command High] (Core::X86::Apic::InterruptCommandHigh)

2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
Read-v	Read-write. Reset: 0000_0000h.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx310; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:24	<b>DestinationField</b> . Read-write. Reset: 00h. The destination encoding used when	
	Core::X86::Apic::InterruptCommandLow[DestShrthnd] is 00b.	
23:0	Reserved.	

# APICx320 [LVT Timer] (Core::X86::Apic::TimerLvtEntry)

Reset:	Reset: 0001_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx320; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description		
31:18	Reserved.		
17	<b>Mode</b> . Read-write. Reset: 0. 0=One-shot. 1=Periodic.		
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt		
	has not yet been accepted by the core.)		
11	Reserved.		
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].		
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.		

# APICx330 [LVT Thermal Sensor] (Core::X86::Apic::ThermalLvtEntry)

Reset: 0001_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; APICx330; APIC={Core::X86::Msr:::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15:13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	

10:8	MsgType: message type. Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.

# APICx340 [LVT Performance Monitor] (Core::X86::Apic::PerformanceCounterLvtEntry)

Reset: 0001_0000h.	
Interrupts for this local vector table are caused by overflows of:	
<ul> <li>Core::X86::Msr::PERF_LEGACY_CTL03(Performance Event Select [3:0]).</li> </ul>	
<ul> <li>Core::X86::Msr::PERF_CTL05(Performance Event Select [5:0]).</li> </ul>	
_lthree0_core[7:0]_thread[1:0]; APICx340; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits Description	
31:17 Reserved.	
16 <b>Mask</b> . Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15:13 Reserved.	
12 <b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt delivery status).	upt
has not yet been accepted by the core.)	
11 Reserved.	
10:8 MsgType: message type. Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0 <b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

# APICx3[5...6]0 [LVT LINT[1:0]] (Core::X86::Apic::LVTLINT)

	1 1 /	
Reset: 0001_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]_n0; APICx350; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
_lthree0_	_core[7:0]_thread[1:0]_n1; APICx360; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15	<b>TM</b> : <b>trigger mode</b> . Read-write. Reset: 0. 0=Edge. 1=Level.	
14	<b>RmtIRR</b> . Read-only, Volatile. Reset: 0. If trigger mode is level, remote Core::X86::Apic::InterruptRequest is set	
	when the interrupt has begun service. Remote Core::X86::Apic::InterruptRequest is cleared when the end of	
	interrupt has occurred.	
13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

# APICx370 [LVT Error] (Core::X86::Apic::ErrorLvtEntry)

Reset:	Reset: 0001_0000h.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; APICx370; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}	
Bits	Description	
31:17	Reserved.	
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.	
15:13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt	
	has not yet been accepted by the core.)	
11	Reserved.	
10:8	<b>MsgType</b> : <b>message type</b> . Read-write. Reset: 0h. See 2.1.11.2.1.14 [Generalized Local Vector Table].	
7:0	<b>Vector</b> . Read-write. Reset: 00h. Interrupt vector number.	

# APICx380 [Timer Initial Count] (Core::X86::Apic::TimerInitialCount)

Read-write, Volatile. Reset: 0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; APICx380; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		_core[7:0]_thread[1:0]; APICx380; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
	Bits Description	
	31:0	<b>Count</b> . Read-write, Volatile. Reset: 0000_0000h. The value copied into the current count register when the timer
		is loaded or reloaded.

# APICx390 [Timer Current Count] (Core::X86::Apic::TimerCurrentCount)

Read-only, Volatile. Reset: 0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; APICx390; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:0	Count. Read-only, Volatile. Reset: 0000_0000h. The current value of the counter.

## APICx3E0 [Timer Divide Configuration] (Core::X86::Apic::TimerDivideConfiguration)

APIC	APICXSE0 [Timer Divide Configuration] (Core::Abo::Apic::TimerDivideConfiguration)		
Read-write. Reset: 0000_0000h.			
_lthree0_core[7:0]_thread[1:0]; APICx3E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}			
Bits	Descripti	ion	
31:4	Reserved	•	
3:0	Div[3:0].	Read-write. Reset: 0h. Div[2] is unused.	
	ValidValı	ues:	
	Value	Description	
	0h	Divide by 2.	
	1h	Divide by 4.	
	2h	Divide by 8.	
	3h	Divide by 16.	
	7h-4h	Reserved.	
	8h	Divide by 32.	
	9h	Divide by 64.	
	Ah	Divide by 128.	
	Bh	Divide by 1.	
	Fh-Ch	Reserved.	

# APICx400 [Extended APIC Feature] (Core::X86::Apic::ExtendedApicFeature)

71110	THIOM-TO [Extended III TO I cuture] (Objective Distribution appearance)	
Read-only. Reset: 0004_0007h.		
_lthree0_core[7:0]_thread[1:0]; APICx400; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits	Description	
31:24	Reserved.	
23:16	<b>ExtLvtCount</b> : <b>extended local vector table count</b> . Read-only. Reset: 04h. This specifies the number of extended	
	LVT registers (Core::X86::Apic::ExtendedInterruptLvtEntries) in the local APIC.	
15:3	Reserved.	
2	<b>ExtApicIdCap: extended APIC ID capable</b> . Read-only. Reset: 1. 1=The processor is capable of supporting an	
	8-bit APIC ID, as controlled by Core::X86::Apic::ExtendedApicControl[ExtApicIdEn].	
1	SeoiCap: specific end of interrupt capable. Read-only. Reset: 1. 1=The	
	Core::X86::Apic::SpecificEndOfInterrupt is present.	
0	<b>IerCap</b> : <b>interrupt enable register capable</b> . Read-only. Reset: 1. This bit indicates that the	
	Core::X86::Apic::InterruptEnable are present. See2.1.11.2.1.8 [Interrupt Masking].	

# APICx410 [Extended APIC Control] (Core::X86::Apic::ExtendedApicControl)

Read-write. Reset: 0000_0000h.	
[lthree0_core[7:0]_thread[1:0]; APICx410; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}	
Bits	Description
31:3	Reserved.

2	ExtApicIdEn: extended APIC ID enable. Read-write. Reset: 0. 1=Enable 8-bit APIC ID;
	Core::X86::Apic::ApicId[ApicId] supports an 8-bit value; an interrupt broadcast in physical destination mode
	requires that the IntDest[7:0] == 1111_1111b (instead of XXXX_1111b); a match in physical destination mode
	occurs when $(IntDest[7:0] == ApicId[7:0])$ instead of $(IntDest[3:0] == ApicId[3:0])$ .
1	SeoiEn. Read-write. Reset: 0. 1=Enable SEOI generation when a Write to
	Core::X86::Apic::SpecificEndOfInterrupt is received.
0	<b>IerEn</b> . Read-write. Reset: 0. 1=Enable writes to the interrupt enable registers.

#### APICx420 [Specific End Of Interrupt] (Core::X86::Apic::SpecificEndOfInterrupt)

Read-	write. Reset: 0000_0000h.
_lthree0	_core[7:0]_thread[1:0]; APICx420; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
Bits	Description
31:8	Reserved.
7:0	<b>EoiVec</b> : <b>end of interrupt vector</b> . Read-write. Reset: 00h. A Write to this field causes an end of interrupt cycle to
	be performed for the vector specified in this field. The behavior is undefined if no interrupt is pending for the
	specified interrupt vector.

#### APICx4[8...F]0 [Interrupt Enable] (Core::X86::Apic::InterruptEnable)

12 1 cm · [cm2 ] v [-meer ap e = meer ] ( core viscosis pressioner ap e= meer)		
Read-write. Reset: FFFF_FFFFh.		
_lthree0_core[7:0]_thread[1:0]_n0; APICx480; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0_core[7:0]_thread[1:0]_n1; APICx490; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
[lthree0_core[7:0]_thread[1:0]_n2; APICx4A0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
[lthree0_core[7:0]_thread[1:0]_n3; APICx4B0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0_core[7:0]_thread[1:0]_n4; APICx4C0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0_core[7:0]_thread[1:0]_n5; APICx4D0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}		
[lthree0_core[7:0]_thread[1:0]_n6; APICx4E0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
_lthree0_core[7:0]_thread[1:0]_n7; APICx4F0; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]], 000h}		
Bits Description		

InterruptEnableBits. Read-write. Reset: FFFF\_FFFFh. The interrupt enable bits can be used to enable each of the 256 interrupts.

#### APICx5[0...3]0 [Extended Interrupt Local Vector Table] (Core::X86::Apic::ExtendedInterruptLvtEntries)

# Reset: 0001 0000h.

7:0

## Assignments conventions:

APIC500 provides a local vector table entry for IBS.

**Vector**. Read-write. Reset: 00h. Interrupt vector number.

• APIC510 provides a local vector table entry for error thresholding. See Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset].

	Core::X86::Msr::McaIntrCfg[1hresholdLvtOffset].
•	APIC520 provides a local vector table entry for Deferred errors. See MCi_CONFIG[DeferredIntType].
_lthree0_	_core[7:0]_thread[1:0]_n0; APICx500; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[7:0]_thread[1:0]_n1; APICx510; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[7:0]_thread[1:0]_n2; APICx520; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
_lthree0_	_core[7:0]_thread[1:0]_n3; APICx530; APIC={Core::X86::Msr::APIC_BAR[ApicBar[47:12]] , 000h}
Bits	Description
31:17	Reserved.
16	Mask. Read-write. Reset: 1. 0=Not masked. 1=Masked.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Read-only, Volatile. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt
	has not yet been accepted by the core.)
11	Reserved.

10:8 **MsgType**: **message type**. Read-write. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].

#### 2.1.12 CPUID Instruction

Processor feature capabilities and configuration information are provided through the CPUID instruction. The information is accessed by (1) selecting the CPUID function setting EAX and optionally ECX for some functions, (2) executing the CPUID instruction, and (3) reading the results in the EAX, EBX, ECX, and EDX registers. The syntax CPUID FnXXXXXXXX\_EiX[\_xYYY] refers to the function where EAX == X, and optionally ECX == Y, and the registers specified by EiX. EiX can be any single register such as {EAX, EBX, ECX, and EDX}, or a range of registers, such as E[C,B,A]X. Undefined function numbers return 0's in all 4 registers.

Unless otherwise specified, single-bit feature fields are encoded as: 1=Feature is supported by the processor. 0=Feature is not supported by the processor. CPUID functions not listed are Reserved.

#### 2.1.12.1 **CPUID Instruction Functions**

# CPUID\_Fn00000000\_EAX [Processor Vendor and Largest Standard Function Number] (Core::X86::Cpuid::LargFuncNum)

(Core	
Read-only. Reset: Fixed,0000_0010h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn00000000_EAX
Bits	Description
31:0	<b>LFuncStd</b> : <b>largest standard function</b> . Read-only. Reset: Fixed,0000_0010h. The largest CPUID standard
	function input value supported by the processor implementation.

# CPUID\_Fn00000000\_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendEbx)

	CI CI	2_1 novovo _221 [1 rocessor vendor (12 err 2) tes [510])] (esternison eparam roc vend251)
	Read-	only. Reset: Fixed,6874_7541h.
Core::X86::C		X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000000_EBX		_core[7:0]_thread[1:0]; CPUID_Fn00000000_EBX
Bits Description		
	31:0	<b>Vendor</b> . Read-only. Reset: Fixed,6874_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

#### CPUID\_Fn00000000\_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendEcx)

Read-only. Reset: Fixed,444D_4163h.		
Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000000_ECX		
Bits Description		
31:0 <b>Vendor</b> . Read-only. Reset: Fixed,444D_4163h. ASCII Bytes [11:8] ("D M A c") of the string "Authenti	cAMD".	

# CPUID\_Fn00000000\_EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::X86::Cpuid::ProcVendEdx)

CPUID_FH000000000_EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::x86::Cpuid::ProcvendEdx)		
Read-only. Reset: Fixed,6974_6E65h.		
Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000000_EDX		
Bits Description		
31:0 <b>Vendor</b> . Read-only. Reset: Fixed,6974_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".		

## CPUID\_Fn00000001\_EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStep)

#### Read-only.

Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value.

Family: Is an 8-bit value and is defined as: Family[7:0]=({0000b,BaseFamily[3:0]}+ExtendedFamily[7:0]).

• E.g., If BaseFamily[3:0] == Fh and ExtendedFamily[7:0] == 08h, then Family[7:0] = 17h.

Model: Is an 8-bit value and is defined as: Model[7:0]={ExtendedModel[3:0],BaseModel[3:0]}.

- E.g., If ExtendedModel[3:0] == 1h and BaseModel[3:0] == 8h, then Model[7:0] = 18h.
- Model numbers vary with product.

Model	I numbers are are assigned a letter, 0h = "A", 1h = "B", and so on. Model and Stepping form the Revision. E.g., A1.
	_core[7:0]_thread[1:0]; CPUID_Fn00000001_EAX
Bits	Description
31:28	Reserved.
27:20	ExtFamily: extended family. Read-only. Reset: 0Ah. See Family above.
19:16	ExtModel: extended model. Read-only. Reset: 5h. See Model above.
15:12	Reserved.
11:8	BaseFamily. Read-only. Reset: Fh. See Family description above.
7:4	BaseModel. Read-only. Reset: Xh. Model numbers vary with product.
3:0	<b>Stepping</b> . Read-only. Reset: Xh. Processor stepping (revision) for a specific model.

# CPUID\_Fn00000001\_EBX [LocalApicId, LogicalProcessorCount, CLFlush] (Core::X86::Cpuid::FeatureIdEbx)

Read-	Read-only.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000001_EBX		
Bits	Description	
31:24	LocalApicId. Read-only. Reset: XXh. Initial local APIC physical ID.	
23:16	<b>LogicalProcessorCount</b> : <b>logical processor count</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] + 1).	
	Specifies the number of threads in the processor as Core::X86::Cpuid::SizeId[NC] + 1.	
15:8	CLFlush. Read-only. Reset: Fixed,08h. CLFLUSH size in quadwords.	
7:0	Reserved.	

CPUI	CPUID_Fn00000001_ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEcx)	
Read-only.		
	These values can be over-written by Core::X86::Msr::CPUID_Features.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn00000001_ECX	
Bits	Description	
31	Reserved.	
30	RDRAND. Read-only. Reset: Fixed,1. RDRAND instruction support.	
29	<b>F16C</b> . Read-only. Reset: Fixed,1. Half-precision convert instruction support.	
28	AVX. Read-only. Reset: Fixed,1. AVX instruction support.	
27	<b>OSXSAVE</b> . Read-only. Reset: X. 1=The OS has enabled support for XGETBV/XSETBV instructions to query	
	processor extended states. OS enabled support for XGETBV/XSETBV.	
26	<b>XSAVE</b> . Read-only. Reset: Fixed,1. 1=Support provided for the XSAVE, XRSTOR, XSETBV, and XGETBV	
	instructions and the XFEATURE_ENABLED_MASK register. XSAVE (and related) instruction support.	
25	AES: AES instruction support. Read-only. Reset: X. AES instruction support.	
24	Reserved.	
23	<b>POPCNT</b> . Read-only. Reset: Fixed,1. POPCNT instruction.	
22	MOVBE. Read-only. Reset: Fixed,1. MOVBE instruction support.	
21	<b>X2APIC</b> . Read-only. Reset: Fixed,1. x2APIC capability.	
20	SSE42. Read-only. Reset: Fixed,1. SSE4.2 instruction support.	
19	SSE41. Read-only. Reset: Fixed,1. SSE4.1 instruction support.	
18	Reserved.	
17	<b>PCID</b> . Read-only. Reset: Fixed,0. Process context identifiers support.	
16:14	Reserved.	
13	CMPXCHG16B. Read-only. Reset: Fixed,1. CMPXCHG16B instruction.	
12	FMA. Read-only. Reset: Fixed,1. FMA instruction support.	
11:10	Reserved.	
9	SSSE3. Read-only. Reset: Fixed,1. Supplemental SSE3 extensions.	
8:4	Reserved.	

3	<b>Monitor</b> . Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. Monitor/Mwait instructions.
2	Reserved.
1	PCLMULQDQ. Read-only. Reset: X. PCLMULQDQ instruction support.
0	SSE3. Read-only. Reset: Fixed,1. SSE3 extensions.

# CPUID\_Fn00000001\_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEdx)

CICI	D_Fn00000001_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureIdEdx)	
Read-	only.	
	These values can be over-written by Core::X86::Msr::CPUID_Features.	
	.core[7:0]_thread[1:0]; CPUID_Fn00000001_EDX	
	Description	
	Reserved.	
28	<b>HTT</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] != 0). 0=Single thread product	
	(Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi thread product (Core::X86::Cpuid::SizeId[NC] != 0). Hyper-	
	threading technology.	
27	Reserved.	
26	SSE2. Read-only. Reset: Fixed,1. SSE2: SSE2 extensions.	
25	SSE. Read-only. Reset: Fixed,1. SSE extensions.	
24	<b>FXSR.</b> Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instructions.	
23	MMX. Read-only. Reset: Fixed,1. MMX instructions	
22:20	Reserved.	
19	CLFSH. Read-only. Reset: Fixed,1. CLFLUSH instruction.	
18	Reserved.	
17	<b>PSE36</b> . Read-only. Reset: Fixed,1. Page-size extensions.	
16	<b>PAT</b> . Read-only. Reset: Fixed,1. Page attribute table.	
15	<b>CMOV</b> . Read-only. Reset: Fixed,1. Conditional move instructions, CMOV, FCOMI, FCMOV.	
14	<b>MCA</b> . Read-only. Reset: Fixed,1. Machine check architecture, MCG_CAP.	
13	<b>PGE</b> . Read-only. Reset: Fixed,1. Page global extension, CR4.PGE.	
12	MTRR. Read-only. Reset: Fixed,1. Memory-type range registers.	
11	SysEnterSysExit. Read-only. Reset: Fixed,1. SYSENTER and SYSEXIT instructions.	
10	Reserved.	
9	<b>APIC</b> : advanced programmable interrupt controller (APIC) exists and is enabled. Read-only. Reset: X.	
	Core::X86::Msr::APIC_BAR[ApicEn].	
8	CMPXCHG8B. Read-only. Reset: Fixed,1. CMPXCHG8B instruction.	
7	MCE. Read-only. Reset: Fixed,1. Machine check exception, CR4.MCE.	
6	<b>PAE</b> . Read-only. Reset: Fixed,1. Physical-address extensions (PAE).	
5	MSR. Read-only. Reset: Fixed,1. AMD model-specific registers (MSRs), with RDMSR and WRMSR	
	instructions.	
4	<b>TSC</b> . Read-only. Reset: Fixed,1. Time Stamp Counter, RDTSC/RDTSCP instructions, CR4.TSD.	
3	<b>PSE</b> . Read-only. Reset: Fixed,1. Page-size extensions (4 MB pages).	
2	<b>DE</b> . Read-only. Reset: Fixed,1. Debugging extensions, IO breakpoints, CR4.DE.	
1	VME. Read-only. Reset: Fixed,1. Virtual-mode enhancements.	
0	<b>FPU</b> . Read-only. Reset: Fixed,1. x87 floating-point unit on-chip.	

# CPUID\_Fn00000005\_EAX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEax)

	,	
Read-	Read-only. Reset: Fixed,0000_0040h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn00000005_EAX	
Bits	Description	
31:16	Reserved.	
15:0	MonLineSizeMin. Read-only. Reset: Fixed,0040h. Smallest monitor-line size in bytes.	

CPUID_Fn00000005_EBX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEbx)		
Read-only. Reset: Fixed,0000_0040h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000005_EBX	
Bits	Description	
31:16	Reserved.	
15:0	MonLineSizeMax. Read-only. Reset: Fixed,0040h. Largest monitor-line size in bytes.	

# CPUID\_Fn00000005\_ECX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEcx)

Read-	Read-only. Reset: Fixed,0000_0003h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000005_ECX		
Bits	Description	
31:2	Reserved.	
1	IBE. Read-only. Reset: Fixed,1. Interrupt break-event.	
0	<b>EMX</b> . Read-only. Reset: Fixed,1. Enumerate MONITOR/MWAIT extensions.	

#### CPUID\_Fn00000005\_EDX [Monitor/MWait] (Core::X86::Cpuid::MonMWaitEdx)

Read-	Read-only. Reset: Fixed,0000_0011h.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000005_EDX	
Bits	Description	
31:8	Reserved.	
7:4	<b>MWaitC1SubStates</b> . Read-only. Reset: Fixed,1h. Number of C1 sub-cstates supported by MWAIT.	
3:0	<b>MWaitC0SubStates</b> . Read-only. Reset: Fixed,1h. Number of C0 sub-cstates supported by MWAIT.	

#### CPUID\_Fn0000006\_EAX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEax)

Read-	only. Reset: Fixed,0000_0004h.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn00000006_EAX
Bits	Description
31:3	Reserved.
2	<b>ARAT</b> : <b>always running APIC timer</b> . Read-only. Reset: Fixed,1. 1=Indicates support for APIC timer always
	running feature.
1:0	Reserved.

#### CPUID\_Fn00000006\_EBX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEbx)

_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000006_EBX		
	Bits	Description
I	31:0	Reserved.

#### CPUID\_Fn0000006\_ECX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEcx)

	Read-only. Reset: Fixed,0000_0001h.		
	These	values can be over-written by Core::X86::Msr::CPUID_PWR_THERM.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000006_ECX		_core[7:0]_thread[1:0]; CPUID_Fn00000006_ECX	
	Bits	Bits Description	
	31:1	Reserved.	
	0 <b>EffFreq: effective frequency interface</b> . Read-only. Reset: Fixed,1. 1=Indicates presence of		
1		Core::X86::Msr::MPERF and Core::X86::Msr::APERF.	

#### CPUID\_Fn00000006\_EDX [Thermal and Power Management] (Core::X86::Cpuid::ThermalPwrMgmtEdx)

lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000006_EDX				
Bits	Description			
31:0	Reserved.			

### CPUID\_Fn00000007\_EAX\_x00 [Structured Extended Feature Identifiers]

(Core::X86::Cpuid::StructExtFeatIdEax0)

Read-only. Reset: Fixed,0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000007_EAX_x00		
Bits	Description	
31:0	StructExtFeatIdMax. Read-only. Reset: Fixed,0000_0000h. The largest CPUID Fn0000_0007 sub-function	
	supported by the processor implementation.	

# CPUID\_Fn0000007\_EBX\_x00 [Structured Extended Feature Identifiers] (Core::X86::Cpuid::StructExtFeatIdEbx0)

(Corewindow opiniumou ucu-ma culturation)			
Reset:	Reset: Fixed,219C_97A9h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000007_EBX_x00		
Bits	Bits Description		
31:30	Reserved.		
29	<b>SHA</b> . Read-only. Reset: Fixed,1. 1=SHA Extensions available.		
28:25	Reserved.		
24	<b>CLWB</b> . Read-only. Reset: Fixed,1. Cache line write back.		
23	CLFSHOPT. Read-only. Reset: Fixed,1. Optimized Cache Line Flush.		
22:21	Reserved.		
20	<b>SMAP</b> . Read-only. Reset: Fixed,1. Secure Mode Access Prevention is supported.		
19	ADX. Read-only. Reset: Fixed,1. ADCX and ADOX are present.		
18	RDSEED. Read-only. Reset: Fixed,1. RDSEED is present.		
17:16	Reserved.		
15	<b>PQE</b> . Read-only. Reset: Fixed,1. The processor supports Cache Allocation Technology.		
14:13	Reserved.		
12	PQM. Read-only. Reset: Fixed,1. Platform QoS Monitoring.		
11	Reserved.		
10	INVPCID. Read-only. Reset: Fixed,1. Invalidate processor context ID.		
9	<b>ERMS</b> . Read-write. Reset: Fixed,1. Enhanced REP MOVSB/STOSB.		
8	<b>BMI2</b> . Read-only. Reset: Fixed,1. Bit manipulation group 2 instruction support.		
7	SMEP. Read-only. Reset: Fixed,1. Supervisor Mode Execution protection.		
6	Reserved.		
5	AVX2. Read-only. Reset: Fixed,1. AVX extension support.		
4	Reserved.		
3	<b>BMI1</b> . Read-only. Reset: Fixed,1. Bit manipulation group 1 instruction support.		
2:1 Reserved.			
0	<b>FSGSBASE</b> . Read-only. Reset: Fixed,1. FS and GS base read write instruction support.		

# CPUID\_Fn00000007\_ECX\_x00 [Structured Extended Feature Identifier] (Core::X86::Cpuid::StructExtFeatIdEcx0)

Read-only.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000007_ECX_x00		
Bits	Description		
31:23	Reserved.		
22	<b>RDPID</b> . Read-only. Reset: Fixed,1. Read Processor ID instruction support.		
21:11	1 Reserved.		
10	VPCLMULQDQ. Read-only. Reset: X. Vector VPCLMULQDQ instruction support.		
9	VAES. Read-only. Reset: X. Vector VAES(ENC DEC), VAES(ENC DEC)LAST instruction support.		
8	Reserved.		
7	CET_SS. Read-only. Reset: 1. 1=Shadow stack supported.		
6:5	Reserved.		
4	<b>OSPKE</b> . Read-only. Reset: X. Protection keys enabled.		

	3	PKU. Read-only. Reset: Fixed,1. Protection keys support.
2 <b>UMIP</b> . Read-only. Reset: Fixed,1. User Mode Instruction Prevention enable.		
	1:0	Reserved.

# CPUID\_Fn0000007\_EDX\_x00 [Structured Extended Feature Identifiers] (Core::X86::Cpuid::StructExtFeatIdEdx0)

	(0010	reminor opinion detection currently		
	Read-write. Reset: Fixed,0000_0010h.			
Power-management feature flags.				
	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000007_EDX_x00			
	Bits Description			
	31:5	Reserved.		
	4	FSRM. Read-write. Reset: Fixed,1. Fast Short Rep Movsb supported.		
	3:0	Reserved.		

#### CPUID\_Fn0000000B\_EAX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax0)

Read-only. Enable: (Core::X86::Cpuid::ExtTopEnumEbx0 > 0).

CPUID Fn0000\_000B\_E[D,C,B,A]X\_x[2:0] specifies the hierarchy of logical cores from the SMT level through the processor socket level.

Software determines the presence of CPUID Fn0000\_000B if (CPUID Fn0000\_000B\_EBX\_x0[31:0] != 0). Software reads CPUID Fn0000\_000B\_E[C,B,A]X for ascending values of ECX until (CPUID

 $Fn0000\_000B\_EBX[LogProcAtThisLevel] == 0).$ 

110000_0002_2211[20011011022+01] 0)		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000B_EAX_x00		
Bits	ts Description	
31:5	Reserved.	
4:0	<b>CoreMaskWidth</b> . Read-only. Number of bits to shift ExtendedApicId right to get unique topology ID of the next	
	level type.	
	Reset: SMT ? 01h : 00h.	

## CPUID\_Fn0000000B\_EBX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx0)

Read-only.			
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x00			
Bits	Description		
31:16	Reserved.		
15:0	LogProcAtThisLevel. Read-only. Number of threads in a core.		
	Reset: SMT ? 2: 0001h.		

#### CPUID\_Fn0000000B\_ECX\_x00 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx0)

Read-o	Read-only. Reset: Fixed,0000_0100h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx0 > 0).		
_lthree0_	lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000B_ECX_x00		
Bits	its Description		
31:16	Reserved.		
15:8	LevelTyp	e. Read-only. Reset: Fixed,01h.	
	ValidValues:		
	Value	Description	
	00h	Invalid.	
	01h	Thread.	
	02h	Processor.	
	FFh-	Reserved.	
	03h		
7:0	7:0 <b>EcxVal</b> . Read-only. Reset: Fixed,00h. ECX input value.		

#### CPUID\_Fn0000000B\_EAX\_x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax1)

Read-only. Enable: (Core::X86::Cpuid::ExtTopEnumEbx1 > 0).		
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn0000000B_EAX_x01	
Bits	Description	
31:5	Reserved.	
4:0	CoreMaskWidth. Read-only. Reset: XXXXXb. ExtendedApicId right shift value.	

#### CPUID\_Fn0000000B\_EBX\_x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx1)

	2		
Read-	only.		
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x01		
Bits	Description		
31:16	Reserved.		
15:0	LogProcAtThisLevel. Read-only. Reset: XXXXh. Number of logical cores in processor socket.		

## CPUID\_Fn0000000B\_ECX\_x01 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx1)

Read-c	only. Reset	t: Fixed,0000_0201h. Enable: (Core:: $X86$ ::Cpuid::ExtTopEnumEbx1 > 0).
_lthree0_	_core[7:0]_thr	ead[1:0]; CPUID_Fn0000000B_ECX_x01
Bits	Descripti	on
31:16	Reserved.	
15:8	LevelTyp	e. Read-only. Reset: Fixed,02h.
	ValidValu	ues:
	Value	Description
	00h	Invalid.
	01h	Thread.
	02h	Processor.
	FFh-	Reserved.
	03h	
7:0	EcxVal. F	Read-only. Reset: Fixed,01h. ECX input value.

### CPUID\_Fn0000000B\_EAX\_x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEax2)

Read-only. Reset: Fixed,0000\_0000h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx2 > 0).

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn0000000B\_EAX\_x02

Bits Description

31:5 Reserved.

4:0 CoreMaskWidth. Read-only. Reset: Fixed,00h. Zero indicates no more levels.

#### CPUID\_Fn0000000B\_EBX\_x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEbx2)

Read-	only. Reset: 0000_0000h.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn0000000B_EBX_x02
Bits	Description
31:16	Reserved.
15:0	LogProcAtThisLevel. Read-only. Reset: 0000h. Zero indicates no more levels.

#### CPUID\_Fn0000000B\_ECX\_x02 [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEcx2)

Read-only. Reset: Fixed,0000_0002h. Enable: (Core::X86::Cpuid::ExtTopEnumEbx2 > 0).		
_lthree0_	core[7:0]_thre	ead[1:0]; CPUID_Fn0000000B_ECX_x02
Bits	Descripti	on
31:16	Reserved.	
15:8	LevelTyp	e. Read-only. Reset: Fixed,00h.
	ValidValu	ies:
	Value	Description
	00h	Invalid.

	01h	Thread.
	02h	Processor.
	FFh-	Reserved.
	03h	
7:0	EcxVal. F	Read-only. Reset: Fixed,02h. ECX input value.

### CPUID\_Fn0000000B\_EDX [Extended Topology Enumeration] (Core::X86::Cpuid::ExtTopEnumEdx)

Read-	only.
_lthree0	_core[7:0]_thread[1:0];
Bits	Description
31:0	ExtendedLocalApicId: extended APIC ID. Read-only. Reset: XXXX_XXXXh. Extended APIC_ID.

# CPUID\_Fn000000D\_EAX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax00)

Read-only. Reset: Fixed,0000\_0207h.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn0000000D\_EAX\_x00

#### Bits Description

31:0 **XFeatureSupportedMask[31:0]**. Read-only. Reset: Fixed,0000\_0207h. Each set bit indicates the corresponding bit in register XCR0[31:0] is settable.

#### ValidValues:

Bit	Name	Description
[0]	X87	X87 Support.
[1]	SSE	128-bit SSE Support.
[2]	AVX	256-bit AVX support.
[8:3]		Reserved.
[9]	MPK	Memory Protection Keys. See Core::X86::Cpuid::StructExtFeatIdEcx0[PKU] for the
		availability of MPK feature support.
[31:10]		Reserved.

# $CPUID\_Fn0000000D\_EBX\_x00\ [Processor\ Extended\ State\ Enumeration]$

(Core::X86::Cpuid::ProcExtStateEnumEbx00)

Read-	Read-only, Volatile.		
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x00		
Bits	Description		
31:0	XFeatureEnabledSizeMax. Read-only, Volatile. Reset: XXXX_XXXh.		
	<b>Description</b> : Size in bytes of an uncompacted XSAVE/XRSTOR area for all features enabled in the XCR0		
	register.		
	IF (XCR0[MPK] == 1)		
	Return EBX=0000_0988h // legacy header + X87/SSE + AVX + MPK size		
	ELSIF (XCR0[AVX] == 1)		
	Return EBX = 0000_0340h // legacy header + X87/SSE + AVX size		
	ELSIF (XCR0[SSE] == 1)		
	Return EBX = 0000_0240h // legacy header + X87/SSE size		
	ELSIF (XCR0[X87] == 1)		
	Return EBX=0000_0240h		
	END		

# CPUID\_Fn000000D\_ECX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx00)

Read-only. Reset: Fixed,0000\_0988h.
\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn0000000D\_ECX\_x00

Bits	Description
31:0	<b>XFeatureSupportedSizeMax</b> . Read-only. Reset: Fixed,0000_0988h. Size of legacy header + X87/SSE + AVX+
	Padding + MPK.

#### CPUID\_Fn000000D\_EDX\_x00 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx00)

	(CorczooCpuidrochxiotatchiainhuxvv)	
	Read-	only. Reset: Fixed,0000_0000h.
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x00		_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x00
	Bits Description	
31:0 <b>XFeatureSupportedMask[63:32]</b> . Read-only. Reset: Fixed,0000_0000h. Each set bit indicates the correspondence of the correspond		
	bit in register XCR0[63:32] is settable.	

## CPUID\_Fn000000D\_EAX\_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax01)

_	· ·
Read-	only. Reset: Fixed,0000_000Fh.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x01
Bits	Description
31:4	Reserved.
3	<b>XSAVES</b> . Read-only. Reset: Fixed,1. XSAVES,XRSTORS, and XSS supported.
2	<b>XGETBV</b> . Read-only. Reset: Fixed,1. XGETBV with ECX = 1 supported.
1	XSAVEC. Read-only. Reset: Fixed,1. XSAVEC and compact XRSTOR supported.
0	<b>XSAVEOPT</b> . Read-only. Reset: Fixed,1. XSAVEOPT is available.

# CPUID\_Fn0000000D\_EBX\_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx01)

Read-	ead-only,Volatile.	
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x01	
Bits	Description	
31:0	XFeatureEnabledSizeMax. Read-only, Volatile. Reset: XXXX_XXXh.	
	<b>Description</b> : EBX = 0000_0240h	
	$+((XCR0[AVX] == 1)?0000_0100h:0)$	
	+ ((XCR0[MPK] == 1) ? 0000_0008h : 0)	
	+ ((XSS[CET_U] == 1) ? 0000_0010h : 0)	
	+((XSS[CET S] == 1)?0000 0018h:0).	

# CPUID\_Fn000000D\_ECX\_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx01)

(0010)	2100 Ср	did::110cExtotutcEnumEcxv1)
Read-	only. Reset	t: Fixed,0000_1800h.
Each s	et bit indic	cates the corresponding bit in register XSS[31:0] is settable.
_lthree0_	_core[7:0]_thr	ead[1:0]; CPUID_Fn0000000D_ECX_x01
Bits	Descripti	on
31:0	MaskXss	. Read-only. Reset: Fixed,0000_1800h. Mask[31:0] of settable XSS bits.
	ValidValu	ues:
	Bit	Description
	[10:0]	Reserved.
	[11]	CET for user mode.
	[12]	CET for supervisor mode.
	[31:13]	Reserved.

# CPUID\_Fn0000000D\_EDX\_x01 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx01)

Read-only. Reset: Fixed,0000\_0000h.

Each set bit indicates the corresponding bit in register XSS[63:32] is settable.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x01	
Bits	Description	
31:0	MaskXss. Read-only. Reset: Fixed,0000_0000h. Mask[63:32] of settable XSS bits.	

#### CPUID\_Fn000000D\_EAX\_x02 [Processor Extended State Enumeration]

# (Core::X86::Cpuid::ProcExtStateEnumEax02)

Read-only. Reset: Fixed,0000_0100h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x02	
Bits	Description	
31:0	YmmHiSaveStateOffset. Read-only. Reset: Fixed,0000_0100h. YMM[31:16] save state byte size.	

# CPUID\_Fn000000D\_EBX\_x02 [Processor Extended State Enumeration]

# (Core::X86::Cpuid::ProcExtStateEnumEbx02)

_	i ,
Read-only. Reset: Fixed,0000_0240h.	
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x02
Bits	Description
31:0	YmmHiSaveStateOffset. Read-only. Reset: Fixed,0000_0240h. YMM[31:16] save state uncompacted byte
	offset.

# CPUID\_Fn000000D\_ECX\_x02 [Processor Extended State Enumeration]

# (Core::X86::Cpuid::ProcExtStateEnumEcx02)

_	•	
Read-	Read-only. Reset: Fixed,0000_0000h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x02	
Bits	Description	
31:2	Reserved.	
1	<b>YmmHiAligned</b> . Read-only. Reset: Fixed,0. 0=YMM_hi state (YMM[31:16]) is not automatically aligned to a	
	64-byte boundary on compacted saves/restores. 1=YMM_hi state (YMM[31:16]) is automatically aligned to a 64-	
	byte boundary on compacted saves/restores.	
0	<b>XStateSupervisor</b> . Read-only. Reset: Fixed,0. 1=This xstate is Supervisor State.	

# CPUID\_Fn000000D\_EDX\_x02 [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEdx02)

Read-only. Reset: Fixed,0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x02	
Bits	Description
31:0	Reserved.

# CPUID\_Fn000000D\_EAX\_x09 [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEax09)

Read-only. Reset: Fixed,0000_0008h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x09	
Bits	Description	
31:0	<b>MpkSaveStateSize</b> . Read-only. Reset: Fixed,0000_0008h. MPK save state byte size.	

# CPUID\_Fn0000000D\_EBX\_x09 [Processor Extended State Enumeration]

# (Core::X86::Cpuid::ProcExtStateEnumEbx09)

Read-only. Reset: Fixed,0000_0980h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x09	
Bits	Description	
31:0	<b>MpKSaveStateOffset</b> . Read-only. Reset: Fixed,0000_0980h. MPK save state uncompacted byte offset.	

CPUID_Fn000000D_ECX_x09 [Processor Extended State Enumeration]
(Cover, V0C, Cov.; J., Dec cE-+C+++EE00)

(Core::X86::Cpuid::ProcExtStateEnumEcx09)

Corc	rezooepuidroclatotutellidiillexoo)	
Read-	Read-only. Reset: Fixed,0000_0000h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x09	
Bits	Description	
31:2	Reserved.	
1	<b>XState64BitAligned</b> . Read-only. Reset: Fixed,0. 1=This xstate will always be 64-byte aligned in compacted	
	memops.	
0	<b>XStateSupervisor</b> . Read-only. Reset: Fixed,0. 1=This xstate is Supervisor State.	

# CPUID\_Fn000000D\_EDX\_x09 [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx09)

•	1
Read-only. Reset: Fixed,0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x09	
Bits	Description
31:0	Reserved.

## CPUID\_Fn000000D\_EAX\_x0B [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEax0B)

(		
Read-o	Read-only. Reset: Fixed,0000_0010h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x0B	
Bits	Description	
31:0	CetUserSize. Read-only. Reset: Fixed,0000_0010h. : CET user size.	

## CPUID\_Fn000000D\_EBX\_x0B [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEbx0B)

Read-	ead-only. Reset: Fixed,0000_0000h.	
_lthree0	e0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EBX_x0B	
Bits	Description	
31:0	<b>CetUserOffset</b> . Read-only. Reset: Fixed,0000_0000h. CET user byte offset.	

# CPUID\_Fn000000D\_ECX\_x0B [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEcx0B)

	i ,	
Read-	Read-only. Reset: Fixed,0000_0001h.	
Proces	Processor Extended State Enumeration for CET_U.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x0B	
Bits	Description	
31:2	Reserved.	
1	<b>XState64BitAligned</b> . Read-only. Reset: Fixed,0. 1=This xstate will always be 64-byte aligned in compacted	
	memops.	
0	<b>XStateSupervisor</b> . Read-only. Reset: Fixed,1. 1=This xstate is Supervisor State.	

#### CPUID\_Fn000000D\_EDX\_x0B [Processor Extended State Enumeration]

(Core::X86::Cpuid::ProcExtStateEnumEdx0B)

(0010	
Read-only. Reset: Fixed,0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x0B	
Bits	Description
31:0	Reserved.

# $CPUID\_Fn0000000D\_EAX\_x0C \ [Processor \ Extended \ State \ Enumeration]$

(Core::X86::Cpuid::ProcExtStateEnumEax0C)

Read-only. Reset: Fixed,0000\_0018h.

_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EAX_x0C	
Bits	Description
31:0	CetSprvrSize. Read-only. Reset: Fixed,0000_0018h. CET supervisor size.

#### CPUID\_Fn000000D\_EBX\_x0C [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEbx0C)

Read-only. Reset: Fixed,0000\_0000h.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn0000000D\_EBX\_x0C

Bits Description

31:0 **CetSprvrOffset**. Read-only. Reset: Fixed,0000\_0000h. CET supervisor byte offset.

#### CPUID\_Fn000000D\_ECX\_x0C [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEcx0C)

Read-	Read-only. Reset: Fixed,0000_0001h.	
Proces	Processor Extended State Enumeration for CET_S.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_ECX_x0C	
Bits	Description	
31:2	Reserved.	
1	<b>XState64BitAligned</b> . Read-only. Reset: Fixed,0. 1=This xstate will always be 64-byte aligned in compacted	
	memops.	
0	<b>XStateSupervisor</b> . Read-only. Reset: Fixed,1. 1=This xstate is Supervisor State.	

### CPUID\_Fn000000D\_EDX\_x0C [Processor Extended State Enumeration]

#### (Core::X86::Cpuid::ProcExtStateEnumEdx0C)

(	····	
Read-	Read-only. Reset: Fixed,0000_0000h.	
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000D_EDX_x0C	
Bits	Description	
31:0	Reserved.	

# CPUID\_Fn0000000F\_EAX\_x00 [Resource Director Technology Monitor Capability]

# (Core::X86::Cpuid::RsrcDirTechMonCapEax0)

Read-	Read-only. Reset: Fixed,0000_0000h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_EAX_x00		
Bits	Description	
31:0	Reserved.	

# $CPUID\_Fn0000000F\_EBX\_x00\ [Resource\ Director\ Technology\ Monitor\ Capability]$

#### (Core::X86::Cpuid::RsrcDirTechMonCapEbx0)

Read-	Read-only. Reset: Fixed,0000_00FFh.	
_lthree0	lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_EBX_x00	
Bits	Description	
31:0	<b>RmidMaxRange</b> . Read-only. Reset: Fixed,0000_00FFh. RMID maximum within this processor for all types.	

# CPUID\_Fn0000000F\_ECX\_x00 [Resource Director Technology Monitor Capability]

# (Core::X86::Cpuid::RsrcDirTechMonCapEcx0)

Read-only. Reset: Fixed,0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_ECX_x00	
Bits	Description	
31.0	Reserved.	

# CPUID\_Fn0000000F\_EDX\_x00 [Resource Director Technology Monitor Capability]

#### (Core::X86::Cpuid::RsrcDirTechMonCapEdx0)

Read-only. Reset: Fixed,0000\_0002h.

_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_EDX_x00	
Bits	Description
31:2	Reserved.
1	L3CacheRDT. Read-only. Reset: Fixed,1. L3 Cache RDT Monitoring.
0	Reserved.

## CPUID\_Fn0000000F\_EAX\_x01 [Resource Director Technology L3 Monitor Capability] (Core::X86::Cpuid::RsrcDirTechMonCapEax1)

(0010	Corezooepuidtorebii recinitoreupzuxi)		
Read-o	Read-only. Reset: Fixed,0000_0000h.		
_lthree0_	core[7:0]_thre	ead[1:0]; CPUID_Fn0000000F_EAX_x01	
Bits	Descripti	on	
31:9	Reserved.		
8	Overflow	<b>Bit</b> . Read-only. Reset: Fixed,0. 1=Indicates Core::X86::Msr::QM_CTR bit 61 is an overflow bit.	
7:0	CounterS	Size. Read-only. Reset: Fixed,00h. Encode counter width offset from bit[24].	
	ValidValues:		
	Value	Description	
	00h	Family/Model/Stepping should be used to determine counter size; 44-bits for this product.	
	26h-01h	<value>+24-bit counters.</value>	
	FFh-	Reserved.	
	27h		

## CPUID\_Fn0000000F\_EBX\_x01 [Resource Director Technology L3 Monitor Capability] (Core::X86::Cpuid::RsrcDirTechMonCapEbx1)

(	······································	
Read-only. Reset: Fixed,0000_0040h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_EBX_x01	
Bits	Description	
31:0	ConverFactor. Read-only. Reset: Fixed,0000_0040h. Conversion Factor.	

## CPUID\_Fn000000F\_ECX\_x01 [Resource Director Technology L3 Monitor Capability] (Core::X86::Cpuid::RsrcDirTechMonCapEcx1)

Read-only. Reset: Fixed,0000_00FFh.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_ECX_x01	
Bits	Description	
31:0	<b>RmidMaxRange</b> . Read-only. Reset: Fixed,0000_00FFh. RMID Maximum Range of this resourse.	

## CPUID\_Fn0000000F\_EDX\_x01 [Resource Director Technology L3 Monitor Capability] (Core::X86::Cpuid::RsrcDirTechMonCapEdx1)

Read-	Read-only. Reset: Fixed,0000_0007h.	
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn0000000F_EDX_x01	
Bits	Description	
31:3	Reserved.	
2	L3CacheLocalBndwdthMon. Read-only. Reset: Fixed,1. L3 Local Bandwidth monitoring.	
1	L3CacheTotalBndwdthMon. Read-only. Reset: Fixed,1. L3 Total Bandwidth monitoring.	
0	L3CacheOccpncyMon. Read-only. Reset: Fixed,1. L3 occupancy monitoring.	

## CPUID\_Fn00000010\_EAX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEax0)

Read-only. Reset: Fixed,0000\_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).

Software determines the presence of CPUID Fn0000\_0010 if (CPUID Fn0000\_0010\_EBX\_x0[31:0] != 0). Software reads CPUID Fn0000\_0010\_E[D,C,B,A]X for ascending values of ECX until (CPUID Fn0000\_0010\_EBX[LogProcAtThisLevel] == 0).

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn00000010\_EAX\_x00

Bits	Description
31:0	Reserved.

## CPUID\_Fn00000010\_EBX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0)

(0010	(coremicon sparanisses a reem moesnamesmo)	
Read-	Read-only. Reset: 0000_0002h.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_EBX_x00	
Bits	Description	
31:3	Reserved.	
2	L2CacheAllocTech. Read-only. Reset: 0. L2 Cache Allocation Technology.	
1	L3CacheAllocTech. Read-only. Reset: 1. L3 Cache Allocation Technology.	
0	Reserved.	

## CPUID\_Fn00000010\_ECX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEcx0)

Read-only. Reset: Fixed,0000_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_ECX_x00	
Bits	Description	
	Reserved.	

## CPUID\_Fn00000010\_EDX\_x00 [Resource Director Technology Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEdx0)

(Core		
Read-	Read-only. Reset: Fixed,0000_0000h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx0 > 0).	
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_EDX_x00	
Bits	Description	
31:0	Reserved.	

## CPUID\_Fn00000010\_EAX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEax1)

Read-	Read-only. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_EAX_x01	
Bits	Description	
31:5	Reserved.	
4:0	CapacityMask. Read-only. Reset: Fixed,0Fh. Capacity bitmask length.	

## CPUID\_Fn00000010\_EBX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1)

(	······································	
Read-only. Reset: 0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_EBX_x01	
Bits	Description	
31:0	AllocUnits. Read-only. Reset: 0000_0000h. Allocation Units.	

## CPUID\_Fn00000010\_ECX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEcx1)

_	,	
Read-	Read-only. Reset: Fixed,0000_0004h. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn00000010_ECX_x01	
Bits	Description	
31:3	Reserved.	
2	<b>CDP</b> . Read-only. Reset: Fixed,1. Code and data prioritization.	
1:0	Reserved.	

## CPUID\_Fn00000010\_EDX\_x01 [Resource Director Technology L3 Allocation Enumeration] (Core::X86::Cpuid::RsrcDirTechAllocEnumEdx1)

Read-only. Reset: Fixed,0000_000Fh. Enable: (Core::X86::Cpuid::RsrcDirTechAllocEnumEbx1 > 0).		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn00000010_EDX_x01	
Bits	Description	
31:16	Reserved.	
15:0	HCS. Read-only. Reset: Fixed,000Fh. Highest COS supported.	

## CPUID\_Fn8000000\_EAX [Largest Extended Function Number] (Core::X86::Cpuid::LargExtFuncNum) Read-only. Reset: Fixed,8000\_0023h. \_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000000\_EAX Bits | Description

31:0 **LFuncExt: largest extended function**. Read-only. Reset: Fixed,8000\_0023h. The largest CPUID extended function input value supported by the processor implementation.

#### CPUID\_Fn80000000\_EBX [Processor Vendor (ASCII Bytes [3:0])] (Core::X86::Cpuid::ProcVendExtEbx)

Read-only. Reset: Fixed,6874\_7541h.

Core::X86::Cpuid::ProcVendEbx and Core::X86::Cpuid::ProcVendExtEbx return the same value.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000000\_EBX

Bits Description

31:0 Vendor. Read-only. Reset: Fixed,6874\_7541h. ASCII Bytes [3:0] ("h t u A") of the string "AuthenticAMD".

#### CPUID\_Fn80000000\_ECX [Processor Vendor (ASCII Bytes [11:8])] (Core::X86::Cpuid::ProcVendExtEcx)

Read-only. Reset: Fixed,444D\_4163h.

Core::X86::Cpuid::ProcVendEcx and Core::X86::Cpuid::ProcVendExtEcx return the same value.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000000\_ECX

Bits Description

31:0 Vendor. Read-only. Reset: Fixed,444D\_4163h. ASCII Bytes [11:8] ("D M A c") of the string "AuthenticAMD".

#### CPUID\_Fn80000000\_EDX [Processor Vendor (ASCII Bytes [7:4])] (Core::X86::Cpuid::ProcVendExtEdx)

Read-only. Reset: Fixed,6974\_6E65h.

Core::X86::Cpuid::ProcVendEdx and Core::X86::Cpuid::ProcVendExtEdx return the same value.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000000\_EDX

Bits Description

31:0 Vendor. Read-only. Reset: Fixed,6974\_6E65h. ASCII Bytes [7:4] ("i t n e") of the string "AuthenticAMD".

#### CPUID\_Fn80000001\_EAX [Family, Model, Stepping Identifiers] (Core::X86::Cpuid::FamModStepExt)

Read-only. Core::X86::Cpuid::FamModStep and Core::X86::Cpuid::FamModStepExt return the same value. See Core::X86::Cpuid::FamModStep. lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000001\_EAX Bits Description 31:28 Reserved. 27:20 **ExtFamily**: **extended family**. Read-only. Reset: 0Ah. See Core::X86::Cpuid::FamModStep description of Family. 19:16 **ExtModel**: **extended model**. Read-only. Reset: 5h. See Core::X86::Cpuid::FamModStep description of ExtModel. 15:12 Reserved. 11:8 **BaseFamily**. Read-only. Reset: Fh. See Core::X86::Cpuid::FamModStep description of Family. **BaseModel**. Read-only. Reset: Xh. Model numbers vary with product. 7:4 3:0 **Stepping**. Read-only. Reset: Xh. Processor stepping (revision) for a specific model.

#### CPUID\_Fn80000001\_EBX [BrandId Identifier] (Core::X86::Cpuid::BrandId)

Read-only.

_lthree0_	_core[7:0]_thre	ead[1:0]; CPUID_Fn80000001_EBX
Bits	Descripti	on
31:28	PkgType	: package type. Read-only. Reset: Xh. Specifies the package type.
	ValidValu	ues:
	Value	Description
	0h	FP6
	1h	Reserved.
	2h	AM4
	Fh-3h	Reserved.
27:0	Reserved.	

#### CPUID\_Fn80000001\_ECX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEcx)

Read-	only.
	values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.
	core[7:0]_thread[1:0]; CPUID_Fn80000001_ECX
Bits	Description
31	Reserved.
30	AdMskExtn: address mask extension support for instruction breakpoint. Read-only. Reset: Fixed,1. Indicates
	support for address mask extension (to 32 bits and to all 4 DRs) for instruction breakpoints.
29	MwaitExtended. Read-only. Reset: !Core::X86::Msr::HWCR[MonMwaitDis]. 1=MWAITX and MONITORX
	capability is supported.
28	<b>PerfCtrExtLLC:</b> Last Level Cache performance counter extensions. Read-only. Reset: Fixed,1. 1=Indicates
	support for Core::X86::Msr::ChL3PmcCfg and Core::X86::Msr::ChL3Pmc L3 performance counter extensions.
	L3 performance counter extensions support. See 2.1.14.4 [L3 Cache Performance Monitor Counters] and 2.1.14
	[Performance Monitor Counters].
27	<b>PerfTsc</b> . Read-only. Reset: Fixed,0. Performance time-stamp counter supported.
26	<b>DataBreakpointExtension</b> . Read-only. Reset: Fixed,1. 1=Indicates data breakpoint support for
	Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK,
	Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK.
25	Reserved.
24	<b>PerfCtrExtDF:</b> data fabric performance counter extensions support. Read-only. Reset: Fixed,1. 1=Indicates
	support for Core::X86::Msr::DF_PERF_CTL and Core::X86::Msr::DF_PERF_CTR.
23	<b>PerfCtrExtCore</b> : <b>core performance counter extensions support</b> . Read-only. Reset: Fixed,1. 1=Indicates
	support for Core::X86::Msr::PERF_CTL0 - 5 and Core::X86::Msr::PERF_CTR. See See 2.1.14.3 [Core
22	Performance Monitor Counters] and 2.1.14 [Performance Monitor Counters].
22	<b>TopologyExtensions: topology extensions support.</b> Read-only. Reset: Fixed,1. 1=Indicates support for
21.10	Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId.
	Reserved.
17	TCE. Read-only. Reset: Fixed,1. Translation cache extension.
16	FMA4. Read-only. Reset: Fixed,0. Four-operand FMA instruction support.
15	<b>LWP</b> . Read-only. Reset: Fixed,0. Lightweight profiling support.  Reserved.
14	
13	WDT. Read-only. Reset: Fixed,1. Watchdog timer support.
12	SKINIT. Read-only. Reset: Fixed,1. SKINIT and STGI support.
11	XOP. Read-only. Reset: Fixed,0. Extended operation support.
10	IBS. Read-only. Reset: Fixed,1. Instruction Based Sampling.
9	OSVW. Read-only. Reset: Fixed,1. OS Visible Work-around support.
8	<b>ThreeDNowPrefetch</b> . Read-only. Reset: Fixed,1. Prefetch and PrefetchW instructions.
7	MisAlignSse. Read-only. Reset: Fixed,1. Misaligned SSE Mode.
6	<b>SSE4A</b> . Read-only. Reset: Fixed,1. EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support.

5	ABM: advanced bit manipulation. Read-only. Reset: Fixed,1. LZCNT instruction support.
4	AltMovCr8. Read-only. Reset: Fixed,1. LOCK MOV CR0 means MOV CR8.
3	ExtApicSpace. Read-only. Reset: Fixed,1. Extended APIC register space.
2	<b>SVM</b> : <b>Secure Virtual Mode feature</b> . Read-only. Reset: Fixed,1. Indicates support for: VMRUN, VMLOAD,
	VMSAVE, CLGI, VMMCALL, and INVLPGA.
1	<b>CmpLegacy</b> . Read-only. Reset: Fixed,(Core::X86::Cpuid::SizeId[NC] > 0). 0=Single core product
	(Core::X86::Cpuid::SizeId[NC] == 0). 1=Multi core product (Core::X86::Cpuid::SizeId[NC] !=0 ). Core multi-
	processing legacy mode.
0	<b>LahfSahf</b> . Read-only. Reset: Fixed,1. LAHF and SAHF instruction support in 64-bit mode.

#### CPUID\_Fn80000001\_EDX [Feature Identifiers] (Core::X86::Cpuid::FeatureExtIdEdx)

CFOID_F1100000001_EDX [Feature Identifiers] (CoreXooCpuidFeatureExtIdEdX)		
Read-only.		
These values can be over-written by Core::X86::Msr::CPUID_ExtFeatures.		
	_core[7:0]_thread[1:0]; CPUID_Fn80000001_EDX	
-	Description  The DN D D D D D D D D D D D D D D D D D D	
31	ThreeDNow. Read-only. Reset: Fixed,0. 3DNow! instructions.	
30	<b>ThreeDNowExt</b> . Read-only. Reset: Fixed,0. AMD extensions to 3DNow! instructions.	
29	LM. Read-only. Reset: Fixed,1. Long Mode.	
28	Reserved.	
27	RDTSCP. Read-only. Reset: Fixed,1. RDTSCP instruction.	
26	Page1GB. Read-only. Reset: Fixed,1. 1-GB large page support.	
25	<b>FFXSR</b> . Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instruction optimizations.	
24	<b>FXSR</b> . Read-only. Reset: Fixed,1. FXSAVE and FXRSTOR instructions.	
23	MMX. Read-only. Reset: Fixed,1. MMX instructions.	
22	<b>MmxExt</b> . Read-only. Reset: Fixed,1. AMD extensions to MMX instructions.	
21	Reserved.	
20	NX. Read-only. Reset: Fixed,1. No-execute page protection.	
19:18	Reserved.	
17	<b>PSE36</b> . Read-only. Reset: Fixed,1. Page-size extensions.	
16	PAT. Read-only. Reset: Fixed,1. Page attribute table.	
15	CMOV. Read-only. Reset: Fixed,1. Conditional move instructions, CMOV, FCOMI, FCMOV.	
14	MCA. Read-only. Reset: Fixed,1. Machine check architecture, MCG_CAP.	
13	<b>PGE</b> . Read-only. Reset: Fixed,1. Page global extension, CR4.PGE.	
12	MTRR. Read-only. Reset: Fixed,1. Memory-type range registers.	
11	SysCallSysRet. Read-only. Reset: Fixed,1. SYSCALL and SYSRET instructions.	
10	Reserved.	
9	APIC: advanced programmable interrupt controller (APIC) exists and is enabled. Read-only. Reset: X.	
	Reset is Core::X86::Msr::APIC_BAR[ApicEn].	
8	CMPXCHG8B. Read-only. Reset: Fixed,1. CMPXCHG8B instruction.	
7	MCE. Read-only. Reset: Fixed,1. Machine Check Exception, CR4.MCE.	
6	PAE. Read-only. Reset: Fixed,1. Physical-address extensions (PAE).	
5	MSR. Read-only. Reset: Fixed,1. Model-specific registers (MSRs), with RDMSR and WRMSR instructions.	
4	<b>TSC.</b> Read-only. Reset: Fixed,1. Time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD.	
3	<b>PSE</b> . Read-only. Reset: Fixed,1. Page-size extensions (4 MB pages).	
2	<b>DE</b> . Read-only. Reset: Fixed,1. Debugging extensions, IO breakpoints, CR4.DE.	
1	VME. Read-only. Reset: Fixed,1. Virtual-mode enhancements.	
0	<b>FPU</b> . Read-only. Reset: Fixed,1. x87 floating-point unit on-chip.	

## CPUID\_Fn80000002\_EAX [Processor Name String Identifier (Bytes [3:0])] (Core::X86::Cpuid::ProcNameStr0Eax)

Read-only.	
Is an a	lias of Core::X86::Msr::ProcNameString_n0.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000002_EAX
Bits	Description
31:24	<b>ProcNameByte3</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString3]. Processor name, byte3.
23:16	<b>ProcNameByte2</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString2]. Processor name, byte2.
15:8	<b>ProcNameByte1</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString1]. Processor name, byte1.
7:0	<b>ProcNameByte0</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString0]. Processor name, byte0.

## CPUID\_Fn80000002\_EBX [Processor Name String Identifier (Bytes [7:4])] (Core::X86::Cpuid::ProcNameStr0Ebx)

Read-	only.
Is an a	lias of Core::X86::Msr::ProcNameString_n0.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000002_EBX
Bits	Description
31:24	<b>ProcNameByte7</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString7]. Processor name,
	byte 7.
23:16	<b>ProcNameByte6</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString6]. Processor name,
	byte 6.
15:8	<b>ProcNameByte5</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString5]. Processor name,
	byte 5.
7:0	<b>ProcNameByte4</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n0[CpuNameString4]. Processor name,
	byte 4.

## CPUID\_Fn80000002\_ECX [Processor Name String Identifier (Bytes [11:8])] (Core::X86::Cpuid::ProcNameStr0Ecx)

Read-	only.
Is an a	lias of Core::X86::Msr::ProcNameString_n1.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000002_ECX
Bits	Description
31:24	<b>ProcNameByte11</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString3]. Processor name,
	byte 11.
23:16	<b>ProcNameByte10</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString2]. Processor name,
	byte 10.
15:8	<b>ProcNameByte9</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString1]. Processor name,
	byte 9.
7:0	<b>ProcNameByte8</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString0]. Processor name,
	byte 8.

## CPUID\_Fn80000002\_EDX [Processor Name String Identifier (Bytes [15:12])] (Core::X86::Cpuid::ProcNameStr0Edx)

Read-only.	
s an alias of Core::X86::Msr::ProcNameString_n1.	
lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000002_EDX	
Bits Description	
1:24 ProcNameByte15. Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString7]. Processor name	ıe,
byte 15.	
23:16 <b>ProcNameByte14</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString6]. Processor name	ıe,

		byte 14.
1	5:8	<b>ProcNameByte13</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString5]. Processor name,
		byte 13.
7	7:0	<b>ProcNameByte12</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n1[CpuNameString4]. Processor name,
		byte 12.

## CPUID\_Fn80000003\_EAX [Processor Name String Identifier (Bytes [19:16])] (Core::X86::Cpuid::ProcNameStr1Eax)

Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n2.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000003_EAX	
Bits	Description	
31:24	<b>ProcNameByte19</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString3]. Processor name,	
	byte 19.	
23:16	<b>ProcNameByte18</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString2]. Processor name,	
	byte 18.	
15:8	<b>ProcNameByte17</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString1]. Processor name,	
	byte 17.	
7:0	<b>ProcNameByte16</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString0]. Processor name,	
	byte 16.	

## CPUID\_Fn80000003\_EBX [Processor Name String Identifier (Bytes [23:20])] (Core::X86::Cpuid::ProcNameStr1Ebx)

_	1
Read-	only.
Is an a	lias of Core::X86::Msr::ProcNameString_n2.
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000003_EBX
Bits	Description
31:24	<b>ProcNameByte23</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString7]. Processor name,
	byte 23.
23:16	<b>ProcNameByte22</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString6]. Processor name,
	byte 22.
15:8	<b>ProcNameByte21</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString5]. Processor name,
	byte 21.
7:0	<b>ProcNameByte20</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n2[CpuNameString4]. Processor name,
	byte 20.

### CPUID\_Fn80000003\_ECX [Processor Name String Identifier (Bytes [27:24])]

#### (Core::X86::Cpuid::ProcNameStr1Ecx)

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n3.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000003_ECX	
Bits	Description	
31:24	<b>ProcNameByte27</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString3]. Processor name,	
	byte 27.	
23:16	<b>ProcNameByte26</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString2]. Processor name,	
	byte 26.	
15:8	<b>ProcNameByte25</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString1]. Processor name,	
	byte 25.	
7:0	<b>ProcNameByte24</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString0]. Processor name,	
	byte 24.	

#### CPUID\_Fn80000003\_EDX [Processor Name String Identifier (Bytes [31:28])]

(Core::X86::Cpuid::ProcNameStr1Edx)		
Read-only.		
Is an alias of Core::X86::Msr::ProcNameString_n3.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000003_EDX		
Bits Description		
31:24 ProcNameByte31. Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString7]. Processor name	e,	
byte 31.		
23:16 ProcNameByte30. Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString6]. Processor name	e,	
byte 30.		
15:8 <b>ProcNameByte29</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString5]. Processor name	e,	
byte 29.		
7:0 <b>ProcNameByte28</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n3[CpuNameString4]. Processor name	e,	
byte 28.		

#### CPUID\_Fn80000004\_EAX [Processor Name String Identifier (Bytes [35:32])]

(Core::X86::C	puid::Procl	NameStr2Eax)
---------------	-------------	--------------

Read-	Read-only.	
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n4.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000004_EAX	
Bits	Description	
31:24	<b>ProcNameByte35</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString3]. Processor name,	
	byte 35.	
23:16	<b>ProcNameByte34</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString2]. Processor name,	
	byte 34.	
15:8	<b>ProcNameByte33</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString1]. Processor name,	
	byte 33.	
7:0	<b>ProcNameByte32</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString0]. Processor name,	
	byte 32.	

## CPUID\_Fn80000004\_EBX [Processor Name String Identifier (Bytes [39:36])] (Core::X86::Cpuid::ProcNameStr2Ebx)

Read-	Read-only.		
Is an a	Is an alias of Core::X86::Msr::ProcNameString_n4.		
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000004_EBX		
Bits	Bits Description		
31:24	<b>ProcNameByte39</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString7]. Processor name,		
	byte 39.		
23:16	<b>ProcNameByte38</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString6]. Processor name,		
	byte 38.		
15:8	<b>ProcNameByte37</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString5]. Processor name,		
	byte 37.		
7:0	<b>ProcNameByte36</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n4[CpuNameString4]. Processor name,		
	byte 36.		

## CPUID\_Fn80000004\_ECX [Processor Name String Identifier (Bytes [43:40])] (Core::X86::Cpuid::ProcNameStr2Ecx)

(Core.:2	Aou.: Cpuiu.: Prochainesu zecx)	
Read-only.		
Is an alias of Core::X86::Msr::ProcNameString_n5.		
_lthree0_co	ore[7:0]_thread[1:0]; CPUID_Fn80000004_ECX	
Bits D	Description	
31:24 <b>P</b>	ProcNameByte43. Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString3]. Processor name,	
b	yte 43.	

23	:16	<b>ProcNameByte42</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString2]. Processor name,
		byte 42.
15	5:8	<b>ProcNameByte41</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString1]. Processor name,
		byte 41.
7	:0	<b>ProcNameByte40</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString0]. Processor name,
		byte 40.

## CPUID\_Fn80000004\_EDX [Processor Name String Identifier (Bytes [47:44])] (Core::X86::Cpuid::ProcNameStr2Edx)

_ `	·		
Read-	Read-only.		
Is an a	lias of Core::X86::Msr::ProcNameString_n5.		
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000004_EDX		
Bits	Description		
31:24	<b>ProcNameByte47</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString7]. Processor name,		
	byte 47.		
23:16	<b>ProcNameByte46</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString6]. Processor name,		
	byte 46.		
15:8	<b>ProcNameByte45</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString5]. Processor name,		
	byte 45.		
7:0	<b>ProcNameByte44</b> . Read-only. Reset: Core::X86::Msr::ProcNameString_n5[CpuNameString4]. Processor name,		
	byte 44.		

#### CPUID\_Fn80000005\_EAX [L1 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L1Tlb2M4M)

Read-	Read-only.		
This f	This function provides the processor's first level cache and TLB characteristics for each core.		
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn80000005_EAX		
Bits	ts Description		
31:24	L1DTlb2and4MAssoc: data TLB associativity for 2-MB and 4-MB pages. Read-only. Reset: Fixed,FFh. See		
	Core::X86::Cpuid::L1DcId[L1DcAssoc].		
23:16	L1DTlb2and4MSize: data TLB number of entries for 2-MB and 4 MB-pages. Read-only. Reset: Fixed,64.		
	The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB		
	entries, so the number of entries available for the 4-MB page size is one-half the returned value.		
15:8	L1ITlb2and4MAssoc: instruction TLB associativity for 2-MB and 4 MB-pages. Read-only. Reset: Fixed,FFh.		
	See Core::X86::Cpuid::L1DcId[L1DcAssoc].		
7:0	L1ITlb2and4MSize: instruction TLB number of entries for 2-MB and 4-MB pages. Read-only. Reset:		
	Fixed,64. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require		
	two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.		

#### CPUID\_Fn80000005\_EBX [L1 TLB 4K Identifiers] (Core::X86::Cpuid::L1Tlb4K)

Read-	Read-only.	
See Co	See Core::X86::Cpuid::L1Tlb2M4M.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000005_EBX	
Bits	Description	
31:24	L1DTlb4KAssoc. Read-only. Reset: Fixed,FFh. Data TLB associativity for 4-KB pages. See	
	Core::X86::Cpuid::L1DcId[L1DcAssoc].	
23:16	<b>L1DTlb4KSize</b> . Read-only. Reset: Fixed,64. Data TLB number of entries for 4-KB pages.	
15:8	<b>L1ITlb4KAssoc</b> . Read-only. Reset: Fixed,FFh. Instruction TLB associativity for 4-KB pages. See	
	Core::X86::Cpuid::L1DcId[L1DcAssoc].	
7:0	<b>L1ITlb4KSize</b> . Read-only. Reset: Fixed,64. Instruction TLB number of entries for 4-KB pages.	

#### CPUID\_Fn80000005\_ECX [L1 Data Cache Identifiers] (Core::X86::Cpuid::L1DcId)

Read-only.

This fu	This function provides first level cache characteristics for each core.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000005_ECX		
Bits	Descripti	on	
31:24	L1DcSize	e. Read-only. Reset: Fixed,32. L1 data cache size in KB.	
23:16	L1DcAss	oc. Read-only. Reset: Fixed,8. L1 data cache associativity.	
	ValidValu	ues:	
	Value	Description	
	00h	Reserved.	
	01h	1 way (direct mapped)	
	02h	2 way	
	03h	3 way	
	FEh-	<value> way</value>	
	04h		
	FFh	Fully associative.	
15:8	15:8 L1DcLinesPerTag. Read-only. Reset: Fixed,01h. L1 data cache lines per tag.		
7:0	7:0 <b>L1DcLineSize</b> . Read-only. Reset: Fixed,64. L1 data cache line size in bytes.		

#### CPUID Fn80000005 EDX [L1 Instruction Cache Identifiers] (Core::X86::Cpuid::L1IcId)

CPUID_Fn80000005_EDX [L1 Instruction Cache Identifiers] (Core::X86::Cpuid::L1IcId)			
Read-only.			
This function provides first level cache characteristics for each core.			
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000005_EDX			
Bits Description			
31:24 <b>L1IcSize</b> . Read-only. Reset: Fixed,32. L1 instruction cache size KB.			
23:16 <b>L1IcAssoc</b> . Read-only. Reset: Fixed,8. L1 instruction cache associativity.			
ValidValues:			
Value Description			
00h Reserved.			
01h 1 way (direct mapped)			
02h 2 way			
03h 3 way			
04h 4 way			
FEh- <value> way</value>			
05h			
FFh Fully associative.			
15:8 <b>L1IcLinesPerTag</b> . Read-only. Reset: Fixed,01h. L1 instruction cache lines per tag.			
7:0 <b>L1IcLineSize</b> . Read-only. Reset: Fixed,64. L1 instruction cache line size in bytes.			

#### CPUID Fn80000006 FAX [L2 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L2Tlb2M4M)

CPUID_Fn80000006_EAX [L2 TLB 2M/4M Identifiers] (Core::X86::Cpuid::L2Tlb2M4M)			
Read-only.			
This function provides the processor's second level cache and TLB characteristics for each core.			
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000006_EAX			
Bits Description			
31:28 <b>L2DTlb2and4MAssoc</b> : <b>L2 data TLB associativity for 2-MB and 4-MB pages</b> . Read-only. Reset: Xh.			
27:16 <b>L2DTlb2and4MSize</b> : <b>L2 data TLB number of entries for 2-MB and 4-MB pages</b> . Read-only. Reset:			
Fixed,2048. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require			
two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.			
15:12 <b>L2ITlb2and4MAssoc: L2 instruction TLB associativity for 2-MB and 4-MB pages</b> . Read-only. Reset:			
Fixed,2.			
ValidValues:			
Value Description			

1h-0h	Reserved.	]
2h	2 ways	1
Fh-3h	Reserved.	]

11:0 **L2ITlb2and4MSize**: **L2 instruction TLB number of entries for 2-MB and 4-MB pages**. Read-only. Reset: Fixed,512. The value returned is for the number of entries available for the 2-MB page size; 4-MB pages require two 2-MB entries, so the number of entries available for the 4-MB page size is one-half the returned value.

#### CPUID Fn80000006 EBX [L2 TLB 4K Identifiers] (Core::X86::Cpuid::L2Tlb4K)

#### Read-only.

This function provides the processor's second level cache and TLB characteristics for each core.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000006\_EBX

#### Bits Description

31:28 **L2DTlb4KAssoc**. Read-only. Reset: 6h. L2 data TLB associativity for 4-KB pages.

#### ValidValues:

Value	Description
5h-0h	Reserved.
6h	8 ways
Fh-7h	Reserved.

27:16 **L2DTlb4KSize**. Read-only. Reset: Fixed,2048. L2 data TLB number of entries for 4-KB pages.

15:12 **L2ITlb4KAssoc**. Read-only. Reset: Fixed,4. L2 instruction TLB associativity for 4-KB pages.

#### ValidValues:

	valid values.			
	Value	Description		
3h-0h Reserved.		Reserved.		
4h 4 ways		4 ways		
	Fh-5h	Reserved.		

11:0 **L2ITIb4KSize**. Read-only. Reset: Fixed,512. L2 instruction TLB number of entries for 4-KB pages.

#### CPUID\_Fn80000006\_ECX [L2 Cache Identifiers] (Core::X86::Cpuid::L2CacheId)

#### Read-only.

This function provides second level cache characteristics for each core.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000006\_ECX

#### **Bits** Description

31:16 **L2Size**. Read-only. Reset: Fixed,0200h. L2 cache size in KB.

#### ValidValues:

Value	Description
00FFh-	Reserved.
0000h	
0100h	256-KB
01FFh-	Reserved.
0101h	
0200h	512-KB
03FFh-	Reserved.
0201h	
0400h	1-MB
07FFh-	Reserved.
0401h	
0800h	2-MB
FFFFh-	Reserved.
0801h	

15:12 **L2Assoc**. Read-only. Reset: Fixed,6. L2 cache associativity.

V	ValidValues:		
	Value	Description	
	0h	Disabled.	
	1h	1 way (direct mapped)	
	2h	2 ways	
	3h	Reserved.	
	4h	4 ways	
	5h	Reserved.	
	6h	8 ways	
	7h	Reserved.	
	8h	16 ways	
	9h	Reserved.	
	Ah	32 ways	
	Bh	48 ways	
	Ch	64 ways	
	Dh	96 ways	
	Eh	128 ways	
	Fh	Fully associative.	
11:8 L	8 L2LinesPerTag. Read-only. Reset: Fixed,1h. L2 cache lines per tag.		
7:0 L	L2LineSize. Read-only. Reset: Fixed,64. L2 cache line size in bytes.		

#### CPUID Fn80000006 EDX [L3 Cache Identifiers] (Core::X86::Cpuid::L3CacheId)

CPUII	CPUID_Fn80000006_EDX [L3 Cache Identifiers] (Core::X86::Cpuid::L3CacheId)			
Read-o	Read-only.			
This fu	This function provides third level cache characteristics shared by all cores of a processor.			
_lthree0_	core[7:0]_thre	ead[1:0]; CPUID_Fn80000006_EDX		
Bits	Descripti	on		
31:18 <b>L3Size</b> : <b>L3</b> cache size. Read-only. Reset: XXXXh. The L3 cache size in 512 KB units.				
	ValidValu	ies:		
	Value	Description		
	0000h	Disabled.		
	3FFFh-	( <value> *0.5) MB</value>		
	0001h			
17:16	Reserved.			
15:12 <b>L3Assoc</b> . Read-only. Reset: Fixed,9h. There are insufficient available encodings to represent all poss		Read-only. Reset: Fixed,9h. There are insufficient available encodings to represent all possible L3		
	associativ	ities. Please refer to Core::X86::Cpuid::CachePropEbx3[CacheNumWays].		
	ValidValu	ies:		
	Value	Description		
	8h-0h	Reserved.		
	9h	Invalid, not reported here.		
	Fh-Ah	Reserved.		
11:8	1:8 <b>L3LinesPerTag</b> . Read-only. Reset: Fixed,1h. L3 cache lines per tag.			
7:0	7:0 <b>L3LineSize</b> . Read-only. Reset: Fixed,64. L3 cache line size in bytes.			

#### CPUID\_Fn80000007\_EAX [Reserved] (Core::X86::Cpuid::ProcFeedbackCap)

Read-only. Reset: Fixed,0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000007_EAX		
Bits	Description	
31:0	Reserved.	

#### CPUID\_Fn80000007\_EBX [RAS Capabilities] (Core::X86::Cpuid::RasCap)

Read-	Read-only.			
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000007_EBX			
Bits	Bits Description			
31:4 Reserved.				
3	<b>ScalableMca</b> . Read-only. Reset: Fixed,1. 0=Scalable MCA is not supported. 1=Scalable MCA is supported. See			
	3.1.1.2 [Machine Check Architecture Extensions] and MCA_CONFIG[McaX] for the respective bank.			
2	<b>HWA</b> . Read-only. Reset: Fixed,0. Hardware assert supported.			
1	SUCCOR: Software uncorrectable error containment and recovery capability. Read-only. Reset: X. The			
	processor supports software containment of uncorrectable errors through context synchronizing data poisoning			
	and deferred error interrupts; MSR Core::X86::Msr::McaIntrCfg, MCA_STATUS[Deferred] and			
	MCA_STATUS[Poison] exist.			
0	McaOverflowRecov: MCA overflow recovery support. Read-only. Reset: Fixed,1. 0=MCA overflow			
	conditions require software to shutdown the system. 1=MCA overflow conditions (MCi_STATUS[Overflow] ==			
	1) are not fatal; software may safely ignore such conditions. See 3.1 [Machine Check Architecture].			

# Read-only. Reset: Fixed,0000\_00007\_ECX | Sthreed | Tripe | T

CPUID_Fn80000007_EDX [Advanced Power Management Information] (Core::X86::Cpuid::ApmInfoEdx)				
Read-only.				
	This function provides advanced power management feature identifiers.			
	_core[7:0]_thread[1:0]; CPUID_Fn80000007_EDX			
	Description			
31:15	Reserved.			
14	<b>RAPL</b> . Read-only. Reset: Fixed,1. Running average power limit.			
13	ConnectedStandby. Read-only. Reset: Fixed,1. Connected Standby.			
12	<b>ProcPowerReporting</b> . Read-only. Reset: Fixed,0. Core power reporting interface supported.			
11	<b>ProcFeedbackInterface</b> : <b>processor feedback interface</b> . Read-only. Reset: Fixed,0. 1=Indicates support for			
	processor feedback interface; Core::X86::Cpuid::ProcFeedbackCap.			
10	EffFreqRO: read-only effective frequency interface. Read-only. Reset: Fixed,1. Indicates presence of			
	Core::X86::Msr::MPerfReadOnly and Core::X86::Msr::APerfReadOnly.			
9	<b>CPB</b> : <b>core performance boost</b> . Read-only. Reset: X. 1=Indicates presence of Core::X86::Msr::HWCR[CpbDis]			
	and support for core performance boost.			
8	<b>TscInvariant</b> : <b>TSC invariant</b> . Read-only. Reset: Fixed,1. The TSC rate is invariant.			
7	HwPstate: hardware P-state control. Read-only. Reset: Fixed,1. Core::X86::Msr::PStateCurLim,			
	Core::X86::Msr::PStateCtl and Core::X86::Msr::PStateStat exist.			
6	OneHundredMHzSteps. Read-only. Reset: Fixed,0. 100 MHz multiplier Control.			
5	Reserved.			
4	TM. Read-only. Reset: Fixed,1. Hardware thermal control (HTC).			
3	TTP. Read-only. Reset: Fixed,1. THERMTRIP.			
2:1	Reserved.			
0	TS. Read-only. Reset: Fixed,1. Temperature sensor.			

## CPUID\_Fn80000008\_EAX [Long Mode Address Size Identifiers] (Core::X86::Cpuid::LongModeInfo) Read-only. Reset: Fixed,0000\_3030h. This provides information about the maximum physical and linear address width supported by the processor. \_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000008\_EAX

Bits	Descripti	on	
31:24	Reserved.		
23:16	GuestPhysAddrSize. Read-only. Reset: Fixed,00h. Maximum guest physical byte address size in bits.		
	ValidValues:		
	Value	Description	
	00h	The maximum guest physical address size defined by PhysAddrSize.	
	FFh-	The maximum guest physical address size defined by GuestPhysAddrSize.	
	01h		
15:8	LinAddrSize. Read-only. Reset: Fixed,30h. Maximum linear byte address size in bits.		
7:0	PhysAdd	<b>rSize</b> . Read-only. Reset: Fixed,30h. Maximum physical byte address size in bits.	

#### CPUID\_Fn80000008\_EBX [Extended Feature Extensions ID EBX] (Core::X86::Cpuid::FeatureExtIdEbx)

CPUID_Fn80000008_EBX [Extended Feature Extensions ID EBX] (Core::X86::Cpuid::FeatureExtIdEbx)					
	Read-only.				
	three0_core[7:0]_thread[1:0]; CPUID_Fn80000008_EBX				
31:29	Reserved.				
28	<b>PSFD</b> . Read-only. Reset: Fixed,1. Predictive Store Forward Disable. See Core::X86::Msr::SPEC_CTRL[PSFD].				
27	CPPC. Read-only. Reset: 1. Collaborative Processor Performance Control.				
26:25	Reserved.				
24	SSBD: Speculative Store Bypass Disable. Read-only. Reset: Fixed,1.				
23	<b>PPIN</b> : <b>PPIN</b> support. Read-only. Reset: 0. 0=PPIN capability is not supported; Core::X86::Msr::PPIN_CTL and				
	Core::X86::Msr::PPIN are treated as RAZ. 1=Indicates that Protected Processor Inventory Number (PPIN)				
	capability can be enabled for privileged system inventory agent to read PPIN from Core::X86::Msr::PPIN.				
	Protected Processor Inventory Number support.				
22:21	Reserved.				
20	<b>EferLmsleUnsupported</b> . Read-only. Reset: Fixed,1. 1=Core::X86::Msr::EFER[LMSLE] is not supported, and				
	MBZ.				
19	IbrsProvidesSameModeProtection. Read-only. Reset: 1. IBRS provides Same Mode Protection.				
18	<b>IbrsPreferred</b> . Read-only. Reset: 1. 1=IBRS is preferred over software solution.				
17	<b>StibpAlwaysOn</b> . Read-only. Reset: 1. Single Thread Indirect Branch Prediction Mode has Enhanced				
	Performance and May be left Always On.				
16 Reserved.					
15	STIBP. Read-only. Reset: 1. Single Thread Indirect Branch Prediction.				
14	IBRS. Read-only. Reset: 1. Indirect Branch Restricted Speculation.				
13 INT_WBINVD. Read-only. Reset: 1. Interruptible WBINVD,WBNOINVD.					
12 <b>IBPB</b> . Read-only. Reset: 1. Indirect Branch Prediction Barrier.					
11:10	Reserved.				
9	<b>WBNOINVD</b> . Read-only. Reset: 1. WBNOINVD writes all modified cache lines in the internal caches of the				
	processor back to memory leaving the line valid (clean) in the internal caches.				
8	MCOMMIT: memory commit. Read-only. Reset: 0. Memory commit instruction support.				
7	Reserved.				
6	MBE. Read-only. Reset: Fixed,1. Memory Bandwidth Enforcement.				
5	Reserved.				
4	RDPRU: read processor register at user level. Read-only. Reset: Fixed,1. RDPRU instruction allows reading				
	MPERF and APERF at user level.				
3	<b>INVLPGB</b> . Read-only. Reset: Fixed,0. INVLPGB instruction broadcasts a TLB invalidate to all threads in the				
	system.				
2	<b>RstrFpErrPtrs</b> . Read-only. Reset: Fixed,1. 1=FXSAVE, XSAVE, FXSAVEOPT, XSAVEC, XSAVES always				
save error pointers and FXRSTOR, XRSTOR, XRSTORS always restore error pointers is supported.					
1	InstRetCntMsr: instructions retired count support. Read-only. Reset: Fixed,1.				

	1=Core::X86::Msr::IRPerfCount supported.
0	<b>CLZERO</b> : <b>Clear Zero Instruction</b> . Read-only. Reset: Fixed,1. CLZERO instruction zero's out the 64-byte cache
	line specified in RAX. Note: CLZERO instruction operations are cache-line aligned and RAX[5:0] is ignored.

#### CPUID\_Fn80000008\_ECX [Size Identifiers] (Core::X86::Cpuid::SizeId)

	-2		
Read-	Read-only.		
This p	This provides information about the number of threads supported by the processor.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000008_ECX		
Bits	its Description		
31:18	Reserved.		
17:16	PerfTscSize: performance time-stamp counter size. Read-only. Reset: Fixed,0h.		
15:12	ApicIdSize: APIC ID size. Read-only. Reset: Xh. The number of bits in the initial		
	Core::X86::Apic::ApicId[ApicId] value that indicate thread ID within a package.		
11:8	Reserved.		
7:0	NC: number of threads - 1. Read-only. Reset: XXh. The number of threads in the package is NC + 1 (e.g., if NC		
	== 0, then there is one thread).		

#### CPUID\_Fn80000008\_EDX [Feature Extended Size Edx] (Core::X86::Cpuid::FeatureExtSizeEdx)

Read-	Read-only. Reset: Fixed,0001_0000h.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn80000008_EDX	
Bits	Description	
31:24	Reserved.	
23:16	RdpruMax. Read-only. Reset: Fixed,01h. RDPRU Instruction max input supported.	
15:0	Reserved.	

#### CPUID\_Fn8000000A\_EAX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEax)

Read-only. Reset: Fixed,0000\_0001h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM].
\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000000A\_EAX

Bits Description

31:8 Reserved.

7:0 SvmRev. Read-only. Reset: Fixed,01h. SVM revision.

#### CPUID\_Fn8000000A\_EBX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEbx)

Read-only, Volatile. Reset: 0000\_8000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM].

This provides SVM revision and feature information.
\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000000A\_EBX

Bits Description

31:0 NASID: number of address space identifiers (ASID). Read-only, Volatile. Reset: 0000\_8000h.

#### CPUID\_Fn8000000A\_EDX [SVM Revision and Feature Identification] (Core::X86::Cpuid::SvmRevFeatIdEdx)

CICI	Ci CiD_1 hovovovo/1_DD/x [5 v ht incvision and i catalic facinincation] (Core/xooCpaid5viintevi catalidax)	
Read-	Read-only. Reset: Fixed,009B_B4FFh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[SVM].	
This p	This provides SVM feature information.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000000A_EDX	
Bits	Bits Description	
31:24	Reserved.	
23	<b>HOST_MCE_OVERRIDE</b> . Read-only. Reset: Fixed,1. 1=If hCR4:MCE == 1 and gCR4:MCE == 0, machine	
	check exceptions (#MC) in guest do not cause shutdown and are always intercepted.	
22:21	Reserved.	
20	GuestSpecCtrl. Read-only. Reset: Fixed,1. 1=Indicates support for Guest SPEC_CTRL.	
19	SupervisorShadowStack. Read-only. Reset: Fixed,1. Supervisor Shadow Stack.	
18	Reserved.	
17	GMET. Read-only. Reset: Fixed,1. Guest Mode Execute Trap.	

16	<b>vGIF</b> . Read-only. Reset: Fixed,1. Virtualized GIF.	
15	<b>V_VMSAVE_VMLOAD</b> . Read-only. Reset: Fixed,1. Virtualized VMLOAD and VMSAVE.	
14	Reserved.	
13	<b>AVIC</b> : <b>AMD virtual interrupt controller</b> . Read-only. Reset: Fixed,1. 1=Support indicated for SVM mode	
	virtualized interrupt controller; Indicates support for Core::X86::Msr::AvicDoorbell.	
12	PauseFilterThreshold. Read-only. Reset: Fixed,1. PAUSE filter threshold.	
11	Reserved.	
10	PauseFilter. Read-only. Reset: Fixed,1. Pause intercept filter.	
9:8	Reserved.	
7	<b>DecodeAssists</b> . Read-only. Reset: Fixed,1. Decode assists.	
6	FlushByAsid. Read-only. Reset: Fixed,1. Flush by ASID.	
5	VmcbClean. Read-only. Reset: Fixed,1. VMCB clean bits.	
4	<b>TscRateMsr:</b> MSR based TSC rate control. Read-only. Reset: Fixed,1. 1=Indicates support for TSC ratio	
	Core::X86::Msr::TscRateMsr.	
3	NRIPS. Read-only. Reset: Fixed,1. NRIP Save.	
2	SVML. Read-only. Reset: Fixed,1. SVM lock.	
1	LbrVirt. Read-only. Reset: Fixed,1. LBR virtualization.	
0	<b>NP</b> . Read-only. Reset: Fixed,1. Nested Paging.	

#### CPUID\_Fn80000019\_EAX [L1 TLB 1G Identifiers] (Core::X86::Cpuid::L1Tlb1G)

,		
Read-only.		
This function provides first level TLB characteristics for 1-GB pages.		
lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000019_EAX		
Bits Description		
31:28 L1DTlb1GAssoc: L1 data TLB associativity for 1-GB pages. Read-only. Reset: Fixed,Fh. See		
Core::X86::Cpuid::L2CacheId[L2Assoc].		
6 <b>L1DTlb1GSize</b> . Read-only. Reset: Fixed,64. L1 data TLB number of entries for 1-GB pages.		
15:12 <b>L1ITlb1GAssoc</b> . Read-only. Reset: Fixed,Fh. L1 instruction TLB associativity for 1-GB pages. See		
Core::X86::Cpuid::L2CacheId[L2Assoc].		
11:0 <b>L1ITlb1GSize</b> . Read-only. Reset: Fixed,64. L1 instruction TLB number of entries for 1-GB pages.		

#### CPUID\_Fn80000019\_EBX [L2 TLB 1G Identifiers] (Core::X86::Cpuid::L2Tlb1G)

	,	
Read-	Read-only. Reset: Fixed,F040_0000h.	
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000019_EBX		
Bits	Bits Description	
31:28	L2DTlb1GAssoc. Read-only. Reset: Fixed,Fh. L2 data TLB associativity for 1-GB pages.	
27:16	L2DTlb1GSize. Read-only. Reset: Fixed,040h. L2 data TLB number of entries for 1-GB pages.	
15:12	L2ITlb1GAssoc. Read-only. Reset: Fixed,0h. L2 instruction TLB associativity for 1-GB pages.	
11:0	<b>L2ITlb1GSize</b> . Read-only. Reset: Fixed,000h. L2 instruction TLB number of entries for 1-GB pages.	

#### CPUID\_Fn8000001A\_EAX [Performance Optimization Identifiers] (Core::X86::Cpuid::PerfOptId)

F	Read-only. Reset: Fixed,0000_0006h.		
7	This function returns performance related information.		
	lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001A_EAX		
	Bits Description		
	31:3	Reserved.	
	2	<b>FP256</b> . Read-only. Reset: Fixed,1. 256-bit AVX instructions are executed with full-width internal operations and	
		pipelines rather than decomposing them into internal 128-bit suboperations.	
	1	<b>MOVU</b> . Read-only. Reset: Fixed,1. MOVU SSE instructions are more efficient and should be preferred to SSE	
		MOVL/MOVH. MOVUPS is more efficient than MOVLPS/MOVHPS. MOVUPD is more efficient than	
		MOVLPD/MOVHPD.	

FP128. Read-only. Reset: Fixed,0. 128-bit SSE (multimedia) instructions are executed with full-width internal operations and pipelines rather than decomposing them into internal 64-bit suboperations.

CPUID_Fn8000001B_EAX [Instruction Based Sampling Identifiers] (Core::X86::Cpuid::IbsIdEax)		
Read-only.		
This f	unction returns IBS feature information.	
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn8000001B_EAX	
Bits	Description	
31:11	Reserved.	
10	<b>IbsOpData4</b> . Read-only. Reset: Fixed,0. IBS op data 4 MSR supported.	
9	<b>IbsFetchCtlExtd</b> : <b>IBS fetch control extended MSR supported</b> . Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IC_IBS_EXTD_CTL.	
8	<b>OpBrnFuse</b> : <b>fused branch op indication supported</b> . Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IBS_OP_DATA[IbsOpBrnFuse].	
7	RipInvalidChk: invalid RIP indication supported. Read-only. Reset: Fixed,1. Indicates support for	
	Core::X86::Msr::IBS_OP_DATA[IbsRipInvalid].	
6	OpCntExt: IbsOpCurCnt and IbsOpMaxCnt extend by 7 bits. Read-only. Reset: Fixed,1. Indicates support	
	for Core::X86::Msr::IBS_OP_CTL[IbsOpCurCnt[26:20],IbsOpMaxCnt[26:20]].	
5	<b>BrnTrgt</b> . Read-only. Reset: Fixed,1. Branch target address reporting supported.	
4	<b>OpCnt</b> . Read-only. Reset: Fixed,1. Op counting mode supported.	
3	<b>RdWrOpCnt</b> . Read-only. Reset: Fixed,1. Read/Write of op counter supported.	
2	<b>OpSam</b> . Read-only. Reset: Fixed,1. IBS execution sampling supported.	
1	<b>FetchSam</b> . Read-only. Reset: X. IBS fetch sampling supported.	

## CPUID\_Fn8000001D\_EAX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEax0)

Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax0 reports topology information for the DC.

**IBSFFV**. Read-only. Reset: Fixed,1. IBS feature flags valid.

lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EAX\_x00

Bits	Description

- 31:26 Reserved.
- 25:14 **NumSharingCache**: **number of logical processors sharing cache**. Read-only. Reset: XXXh. The number of logical processors sharing this cache is NumSharingCache + 1.
- 13:10 Reserved.
  - Fully Associative: fully associative cache. Read-only. Reset: Fixed, 0. 1=Cache is fully associative. 9
  - **SelfInitialization**: **cache is self-initializing**. Read-only. Reset: Fixed,1. 1=Cache is self initializing; cache does not need software initialization.
- **CacheLevel**: **cache level**. Read-only. Reset: Fixed,1h. Identifies the cache level. 7:5

#### ValidValues:

Value	Description
0h	Reserved.
1h	Level 1
2h	Level 2
3h	Level 3
7h-4h	Reserved.

4:0 **CacheType**: **cache type**. Read-only. Reset: Fixed,01h. Identifies the type of cache.

#### ValidValues:

valia vali	uco.
Value	Description
00h	Null; no more caches.
01h	Data cache.

02h	Instruction cache.
03h	Unified cache.
1Fh-04h	Reserved.

CPUID_Fn8000001D_EAX_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEax1)		
Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::	X86::Cpuid::CachePropEax1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.	
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x01	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. See	
	Core::X86::Cpuid::CachePropEax0[NumSharingCache].	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0. See	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8 <b>SelfInitialization</b> : <b>cache is self-initializing</b> . Read-only. Reset: Fixed,1. See		
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5 <b>CacheLevel</b> : <b>cache level</b> . Read-only. Reset: Fixed,1h. Identifies the cache level. See		
	Core··X86··Cnuid··CachePronEax0[CacheLevel]	

4:0 **CacheType**: **cache type**. Read-only. Reset: Fixed,02h. See Core::X86::Cpuid::CachePropEax0[CacheType].

#### CPUID\_Fn8000001D\_EAX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEax2)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEax2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax2 reports topo		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x02		
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh.	
	Core::X86::Cpuid::CachePropEax0[NumSharingCache].	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8 <b>SelfInitialization</b> : <b>cache is self-initializing</b> . Read-only. Reset: Fixed,1.		
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	
7:5	CacheLevel: cache level. Read-only. Reset: Fixed,2h. Identifies the cache level.	
	Core::X86::Cpuid::CachePropEax0[CacheLevel].	
4:0	CacheType: cache type. Read-only. Reset: Fixed.03h. Core::X86::Cpuid::CachePropEax0[CacheType].	

#### CPUID\_Fn8000001D\_EAX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEax3)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEax3 reports topology information for the L3.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x03	
Bits	Description	
31:26	Reserved.	
25:14	NumSharingCache: number of logical processors sharing cache. Read-only. Reset: XXXh. The number of	
	logical processors sharing this cache is NumSharingCache + 1.	
13:10	Reserved.	
9	FullyAssociative: fully associative cache. Read-only. Reset: Fixed,0.	
	Core::X86::Cpuid::CachePropEax0[FullyAssociative].	
8	SelfInitialization: cache is self-initializing. Read-only. Reset: Fixed,1.	
	Core::X86::Cpuid::CachePropEax0[SelfInitialization].	

7:5	CacheLevel: cache level. Read-only. Reset: Fixed,3h. Identifies the cache level.
	Core::X86::Cpuid::CachePropEax0[CacheLevel].
4:0	<b>CacheType</b> : <b>cache type</b> . Read-only. Reset: Fixed,03h. Core::X86::Cpuid::CachePropEax0[CacheType].

#### CPUID\_Fn8000001D\_EAX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEax4)

Read-only. Reset: Fixed,0000_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EAX_x04	
Bits	s Description	
31:5	31:5 Reserved.	
4:0	CacheType: cache type. Read-only. Reset: Fixed,00h. Core::X86::Cpuid::CachePropEax0[CacheType].	

#### CPUID\_Fn8000001D\_EBX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEbx0)

Read-	Read-only. Reset: Fixed,01C0_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEbx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax			
_lthree0_	_core[7:0]_thread[1:0];		
Bits	ts Description		
31:22	CacheNumWays: cache number of ways. Read-only. Reset: Fixed,007h. Cache number of ways is		
	CacheNumWays + 1.		
21:12 <b>CachePhysPartitions</b> : <b>cache physical line partitions</b> . Read-only. Reset: Fixed,000h. Cache partitions is			
	CachePhysPartitions + 1.		
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. Cache line size in bytes is		
	CacheLineSize + 1.		

#### CPUID\_Fn8000001D\_EBX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEbx1)

Read-only. Reset: Fixed,01C0_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEbx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0		
_lthree0_	_core[7:0]_thread[1:0];	
Bits	Bits Description	
31:22	CacheNumWays: cache number of ways. Read-only. Reset: Fixed,007h.	
	Core::X86::Cpuid::CachePropEbx0[CacheNumWays].	
21:12	21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h.	
	Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh.	
	Core X86 Cnuid Cache Pron Ebx0[Cache Line Size]	

#### CPUID\_Fn8000001D\_EBX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEbx2)

Read-only. Reset: Fixed,01C0_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEbx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropE		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x02		
Bits Description		
31:22 CacheNum	Ways: cache number of ways. Read-only. Reset: Fixed,007h. See	
Core::X86::0	Cpuid::CachePropEbx0[CacheNumWays].	
21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. See		
Core::X86::	Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0 CacheLineS	11:0 CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. See	
Core::X86::Cpuid::CachePropEbx0[CacheLineSize].		

#### CPUID\_Fn8000001D\_EBX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEbx3)

Read-only. Reset: Fixed,03C0\_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEbx3 reports topology information for the L3. See Core::X86::Cpuid::CachePropEax0.
\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EBX\_x03

Bits	S Description	
31:22 <b>CacheNumWays</b> : <b>cache number of ways</b> . Read-only. Reset: Fixed,00Fh. See		
	Core::X86::Cpuid::CachePropEbx0[CacheNumWays].	
21:12	21:12 CachePhysPartitions: cache physical line partitions. Read-only. Reset: Fixed,000h. See	
	Core::X86::Cpuid::CachePropEbx0[CachePhysPartitions].	
11:0	CacheLineSize: cache line size in bytes. Read-only. Reset: Fixed,03Fh. See	
	Core::X86::Cpuid::CachePropEbx0[CacheLineSize].	

#### CPUID\_Fn8000001D\_EBX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEbx4)

Read-only. Reset: Fixed,0000_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEax4 reports done/null. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_EBX_x04		
Bits Description		
31:0 Reserved.		

#### CPUID\_Fn8000001D\_ECX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEcx0)

	CPUI	D_F1100000001D_ECX_x00 [Cache Properties (DC)] (Core::X00::Cpuid::CachePropecx0)	
Read-only. Reset: Fixed,0000_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		only. Reset: Fixed,0000_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].	
Core::X86::Cpuid::CachePropEcx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.			
	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x00		
	Bits	Bits Description	
	31:0 <b>CacheNumSets</b> : <b>cache number of sets</b> . Read-only. Reset: Fixed,0000_003Fh. Cache number of sets is		
CacheNumSets + 1.		CacheNumSets + 1.	

#### CPUID\_Fn8000001D\_ECX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEcx1)

er orb_r novvoorb_ren_kor [cuche rroperues (re)] (corexooepunucucher roperus)		
Read-only. Reset: Fixed,0000_003Fh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEcx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x01		
Bits	Description	
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_003Fh. See	
	Core::X86::Cpuid::CachePropEcx0[CacheNumSets].	

#### CPUID\_Fn8000001D\_ECX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEcx2)

Read-only. Reset: Fixed,0000_03FFh. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEcx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x02		
Bits	Description	
31:0	CacheNumSets: cache number of sets. Read-only. Reset: Fixed,0000_03FFh. See	
	Core::X86::Cpuid::CachePropEcx0[CacheNumSets].	

CPUID_Fn8000001D_ECX_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEcx3)			
Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].			
Core::X86::Cpuid::CachePropEcx3 reports topology information for the L3.			
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x03			
Bits Description			
31:0 CacheNumSets: cache number of sets. Read-only. Reset: 0000_XXXXh. See			
Core::X86::Cpuid::CachePropEcx0[CacheNumSets].			
ValidValues:			
Value Description			
0000_1   Reserved.			
FFEh-			
000h			

0000_1	8192 L3 Cache Sets.
FFFh	
	Reserved.
FFEh-	
0000_2	
000h	
_	12288 L3 Cache Sets.
FFFh	
	Reserved.
FFEh-	
0000_3	
000h	
	16384 L3 Cache Sets.
FFFh	
_	Reserved.
FFEh-	
0000_4	
000h	
	32768 L3 Cache Sets.
FFFh	
	Reserved.
FFFh-	
8_0000	
000h	

#### CPUID\_Fn8000001D\_ECX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEcx4)

	,	
Read-only. Reset: Fixed,0000_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.		
_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001D_ECX_x04		
Bits	Description	
31:0	CacheNumSets. Read-only. Reset: Fixed,0000_0000h. Cache number of sets.	

#### CPUID\_Fn8000001D\_EDX\_x00 [Cache Properties (DC)] (Core::X86::Cpuid::CachePropEdx0)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx0 reports topology information for the DC. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x00

Bits Description

31:2	Reserved.
1	<b>CacheInclusive</b> : <b>cache inclusive</b> . Read-only. Reset: Fixed,0. 0=Cache is not inclusive of lower cache levels.
	1=Cache is inclusive of lower cache levels.
0	<b>WBINVD</b> : <b>Write-Back Invalidate/Invalidate</b> . Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all
	lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD not ensured to invalidate all
	lower level caches of non-originating cores sharing this cache.

#### CPUID\_Fn8000001D\_EDX\_x01 [Cache Properties (IC)] (Core::X86::Cpuid::CachePropEdx1)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx1 reports topology information for the IC. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x01

_ithree0	_ttnreeo_core[7:0]_tnread[1:0]; CPOID_Fn8000001D_EDX_x01	
Bits	Description	
31:2	Reserved.	
1	CacheInclusive: cache inclusive. Read-only. Reset: Fixed,0. See	
	Core::X86::Cpuid::CachePropEdx0[CacheInclusive].	

WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower level caches of non-originating cores sharing this cache. See Core::X86::Cpuid::CachePropEdx0[WBINVD].

#### CPUID\_Fn8000001D\_EDX\_x02 [Cache Properties (L2)] (Core::X86::Cpuid::CachePropEdx2)

Read-only. Reset: Fixed,0000\_0002h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx2 reports topology information for the L2. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x02

Bits	Description
31.2	Reserved

1 **CacheInclusive**: **cache inclusive**. Read-only. Reset: Fixed,1. See

Core::X86::Cpuid::CachePropEdx0[CacheInclusive].

WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed,0. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower level caches of non-originating cores sharing this cache.

#### CPUID\_Fn8000001D\_EDX\_x03 [Cache Properties (L3)] (Core::X86::Cpuid::CachePropEdx3)

Read-only. Reset: Fixed,0000\_0001h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEdx3 reports reports topology information for the L3. See

Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x03

Bits	Description

31:2 Reserved.

1 **CacheInclusive**: **cache inclusive**. Read-only. Reset: Fixed,0. See

Core::X86::Cpuid::CachePropEdx0[CacheInclusive].

WBINVD: Write-Back Invalidate/Invalidate. Read-only. Reset: Fixed,1. 0=WBINVD/INVD invalidates all lower level caches of non-originating cores sharing this cache. 1=WBINVD/INVD may not invalidate all lower level caches of non-originating cores sharing this cache.

#### CPUID\_Fn8000001D\_EDX\_x04 [Cache Properties Null] (Core::X86::Cpuid::CachePropEdx4)

Read-only. Reset: Fixed,0000\_0000h. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

Core::X86::Cpuid::CachePropEax3 reports done/null. See Core::X86::Cpuid::CachePropEax0.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001D\_EDX\_x04

#### Bits Description

31:0 Reserved.

#### CPUID\_Fn8000001E\_EAX [Extended APIC ID] (Core::X86::Cpuid::ExtApicId)

Read-only. Enable: (Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] &&

Core::X86::Msr::APIC\_BAR[ApicEn]).

If Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions] == 0 then CPUID Fn8000001E\_E[D,C,B,A]X are Reserved. If (Core::X86::Msr::APIC\_BAR[ApicEn] == 0) then Core::X86::Cpuid::ExtApicId[ExtendedApicId] is Reserved.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001E\_EAX

#### Bits Description

31:0 **ExtendedApicId: extended APIC ID.** Read-only. See 2.1.11.2.1.3 [ApicId Enumeration Requirements].

Reset: (Core::X86::Msr::APIC\_BAR[ApicEn] && Core::X86::Msr::APIC\_BAR[x2ApicEn])?

Core::X86::Msr::APIC ID[ApicId[31:0]] : Core::X86::Msr::APIC BAR[ApicEn] ? {00 0000h,

Core::X86::Apic::ApicId[ApicId]} : 0000\_0000h.

#### CPUID\_Fn8000001E\_EBX [Core Identifiers] (Core::X86::Cpuid::CoreId)

Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].

See Core::X86::Cpuid::ExtApicId.

\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn8000001E\_EBX

Bits	Description
31:16	Reserved.
15:8	<b>ThreadsPerCore</b> : <b>threads per core</b> . Read-only. Reset: XXh. The number of threads per core is ThreadsPerCore
	+ 1.
7:0	CoreId: core ID. Read-only. Reset: XXh. Identifies the logical core unit ID.

#### CPUID\_Fn8000001E\_ECX [Node Identifiers] (Core::X86::Cpuid::NodeId)

Ci Cid_i novovoril_Lex [wate rathmers] (CortxooCparawatera)			
Read-	Read-only. Enable: Core::X86::Cpuid::FeatureExtIdEcx[TopologyExtensions].		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001E_ECX		
Bits	Bits Description		
31:11	1 Reserved.		
10:8	NodesPerProcessor: Node per processor. Read-only. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	1 node per processor.	
	7h-1h	Reserved.	
7:0	7:0 <b>NodeId</b> : <b>Node ID</b> . Read-only. Reset: Fixed.XXh.		

#### CPUID Fn8000001F EAX [AMD Secure Encryption EAX] (Core::X86::Cpuid::SecureEncryptionEax)

01 01	D_F1100000001F_EAX [AND Secure Entrypuon EAX] (CoreX00CpuidSecureEntrypuonEax)		
Read-only. Reset: Fixed,0001_780Fh.			
	three0_core[7:0]_thread[1:0]; CPUID_Fn8000001F_EAX		
Bits	Description		
31:17	Reserved.		
16	<b>VTE</b> : <b>Virtual Transparent Encryption for SEV</b> . Read-only. Reset: Fixed,1. The Virtual Transparent Encryption		
	feature can be enabled to force all memory accesses within an SEV guest to be encrypted with the guest's key.		
	When enabled the hardware pretends that the C-bits for all guest mode accesses are 1 regardless of the actual		
	guest page tables.		
15	<b>PreventHostIBS</b> . Read-only. Reset: Fixed,0. Prevent host IBS for a SEV-ES guest.		
14	<b>DebugStateSwap</b> . Read-only. Reset: Fixed,1. 1=DR0-3 and DR0-3_MASK can be saved/restored on world		
	switches.		
13	<b>AlternateInjection</b> . Read-only. Reset: Fixed,1. 1=SEV-ES guests can use an encrypted vmcb field for event		
	injection.		
12	<b>RestrictInjection</b> . Read-only. Reset: Fixed,1. 1=SEV-ES guests can refuse all event-injections except #HV.		
11	<b>Req64BitHypervisor</b> . Read-only. Reset: Fixed,1. Require 64-bit Hypervisor.		
10	CoherencyEnforced. Read-only. Reset: Fixed,0. Hardware enforces cache coherency.		
9:6	Reserved.		
5	VMPL. Read-only. Reset: Fixed,0. Multiple SNP guests can share memory using differing permissions.		
4	<b>SNP</b> . Read-only. Reset: Fixed,0. RMP table can be enabled to protect memory even from hypervisor.		
3	SevEs. Read-only. Reset: Fixed,1. Secure Encrypted ES.		
2	VmPgFlush: VM Page Flush MSR is supported. Read-only. Reset: Fixed,1. See		
	Core::X86::Msr::VMPAGE_FLUSH.		
1	<b>SEV</b> . Read-only. Reset: Fixed,1. Secure Encrypted Virtualization supported.		
0	SME. Read-only. Reset: Fixed,1. Secure Memory Encryption supported.		

#### CPUID\_Fn8000001F\_EBX [AMD Secure Encryption EBX] (Core::X86::Cpuid::SecureEncryptionEbx)

Read-only.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001F_EBX		
Bits	Description		
31:16	Reserved.		
15:12	VmplSupported. Read-only. Reset: Fixed,0h. Number of VMPLs supported.		
11:6	<b>MemEncryptPhysAddWidth</b> . Read-only. Reset: 000XXXb. Reduction of physical address space in bits when		

	memory e	encryption is enabled (0 indicates no reduction).
	ValidValu	ues:
	Value	Description
	00h	Physical Address width is not reduced.
	01h	Physical Address width is reduced by one.
	02h	Physical Address width is reduced by two.
	03h	Physical Address width is reduced by three.
	04h	Physical Address width is reduced by four.
	05h	Physical Address width is reduced by five.
	3Fh-06h	Reserved.
5:0	CBit. Rea	ad-only. Reset: 00h. Page table bit number used to enable memory encryption.

#### CPUID\_Fn8000001F\_ECX [AMD Secure Encryption ECX] (Core::X86::Cpuid::SecureEncryptionEcx)

	=	
Read-only.		
_lthree0_	_core[7:0]_thread[1:0]; CPUID_Fn8000001F_ECX	
Bits	ts Description	
31:0	<b>NumEncryptedGuests</b> . Read-only. Reset: XXXX_XXXh. Indicates the maximum ASID value that may be	
	used for an SEV-enabled guest.	

#### CPUID\_Fn8000001F\_EDX [Minimum ASID] (Core::X86::Cpuid::SecureEncryptionEdx)

Read-only.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn8000001F_EDX	
Bits	Bits Description	
31:0	MinimumSEVASID: Minimum SEV enabled, SEV-ES disabled ASID. Read-only. Reset: 0000_000Xh.	
	Indicates the minimum ASID value that must be used for an SEV-enabled, SEV-ES-disabled guest.	

## CPUID\_Fn80000020\_EAX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PqeBandwidthEax0)

_	1 1 /		
Read-only. Reset: 0000_0000h.			
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_EAX_x00		
Bits	Description		
31:0	Reserved.		

## CPUID\_Fn80000020\_EBX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PqeBandwidthEbx0)

Read-	Read-only. Reset: 0000_0002h.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_EBX_x00	
Bits	Description	
31:2	Reserved.	
1	MBE: memory bandwidth enforcement. Read-only. Reset: 1. Memory bandwidth enforcement.	
0	Reserved.	

## CPUID\_Fn80000020\_ECX\_x00 [Platform QoS Enforcement for Memory Bandwidth] (Core::X86::Cpuid::PqeBandwidthEcx0)

Read-only. Reset: 0000_0000h.	
_lthree0	_core[7:0]_thread[1:0]; CPUID_Fn80000020_ECX_x00
Bits	Description
31:0	Reserved.

#### CPUID\_Fn80000020\_EDX\_x00 [Platform QoS Enforcement for Memory Bandwidth]

(Core::X86::Cpuid::PqeBandwidthEdx0)

Read-only. Reset: 0000\_0000h.

_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_EDX_x00	
Bits	Description	
31:0	Reserved.	

#### CPUID\_Fn80000020\_EAX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

(Core::X86::Cpuid::PqeBandwidthEax1)

Read-only. Reset: 0000\_000Bh.
\_lthree0\_core[7:0]\_thread[1:0]; CPUID\_Fn80000020\_EAX\_x01

**Bits Description** 

31:0 **BW\_LEN: QOS Memory Bandwidth Enforcement Limit Size.** Read-only. Reset: 0000\_000Bh. Size of the QOS Memory Bandwidth Enforcement Limit.

#### CPUID\_Fn80000020\_EBX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

(Core::X86::Cpuid::PqeBandwidthEbx1)

Read-only. Reset: 0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_EBX_x01	
Bits	Description	
31:0	Reserved.	

#### CPUID\_Fn80000020\_ECX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

(Core::X86::Cpuid::PqeBandwidthEcx1)

•	1 1 /	
Read-only. Reset: 0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_ECX_x01	
Bits	Description	
24.0	Reserved.	

### CPUID\_Fn80000020\_EDX\_x01 [Platform QoS Enforcement for Memory Bandwidth]

(Core:: X86:: Cpuid:: PqeBandwidth Edx1)

Read-	Read-only. Reset: 0000_000Fh.	
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000020_EDX_x01	
Bits	Description	
31:0	NumClassService. Read-only. Reset: 0000 000Fh. Number of classes of service.	

#### CPUID Fn80000021 EAX [Extended Feature 2 EAX] (Core::X86::Cpuid::FeatureExt2Eax)

Read-	Read-only.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; CPUID_Fn80000021_EAX		
Bits	Description		
31:7	Reserved.		
6	NullSelectorClearsBase. Read-only. Reset: 1. 1=Null Selector Clears Base.		
5:4	Reserved.		
3	SmmPgCfgLock. Read-only. Reset: Fixed,1. 1=SMM paging configuration lock supported.		
2	LFenceAlwaysSerializing. Read-only. Reset: Fixed,1. LFENCE is always serializing.		
1	Reserved.		
0	<b>NoNestedDataBp</b> . Read-only. Reset: Fixed,1. New data-breakpoints are ignored while switching to data-breakpoint handler.		

#### 2.1.13 MSR Registers

#### 2.1.13.1 MSRs - MSR0000\_xxxx

MSR0	MSR0000_0010 [Time Stamp Counter] (Core::X86::Msr::TSC)	
Read-v	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
	SC uses a common reference for all sockets, cores, and threads.	
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_0010	
Bits	Description	
63:0	<b>TSC: time stamp counter</b> . Read-write, Volatile. Reset: 0000_0000_0000h. The TSC increments at the P0	
	frequency. The TSC counts at the same rate in all P-states, all C states, S0, or S1. A read of this MSR in guest	
	mode is affected by Core::X86::Msr::TscRateMsr. The value (TSC/TSCRatio) is the TSC P0 frequency based	
	value (as if TSCRatio == 1.0) when (TSCRatio != 1.0).	

MSR0000\_001B [APIC Base Address] (Core::X86::Msr::APIC\_BAR) lthree0\_core[7:0]\_thread[1:0]; MSR0000\_001B Bits Description 63:48 Reserved. 47:12 **ApicBar[47:12]: APIC base address register.** Read-write. Reset: 0\_000F\_EE00h. Specifies the base address, physical address [47:12], for the APICXX register set in xAPIC mode. See 2.1.11.2.1.2 [APIC Register Space]. ApicEn: APIC enable. Read-write. Reset: 0. 0=Disable Local APIC. 1=Local APIC is enabled in xAPIC mode. 11 See 2.1.11.2.1.2 [APIC Register Space]. x2ApicEn: Extended APIC enable. Read-write. Reset: 0. 0=Disable Extended Local APIC. 1=Extended Local 10 APIC is enabled in x2APIC mode. 9 Reserved. 8 **BSC**: **boot strap core**. Read-write, Volatile. Reset: X. 0=The core is not the boot core of the BSP. 1=The core is the boot core of the BSP. 7:0 Reserved.

# MSR0000\_002A [Cluster ID] (Core::X86::Msr::EBL\_CR\_POWERON) Writes to this register result in a GP fault with error code 0. \_lthree0\_core[7:0]\_thread[1:0]; MSR0000\_002A Bits Description 63:18 Reserved. 17:16 ClusterID. Read,Error-on-write. Reset: 0h. The field does not affect hardware. 15:0 Reserved.

MSR0000\_0048 [Speculative Control] (Core::X86::Msr::SPEC\_CTRL)

_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_0048	
Bits	Description	
63:8	Reserved.	
7	<b>PSFD: Predictive Store Forwarding Disable</b> . Read-write. Reset: 0. 1=Disable predictive store forwarding.	
6:3	Reserved.	
2	<b>SSBD</b> . Read-write. Reset: 0. Speculative Store Bypass Disable.	
1	STIBP. Read-write. Reset: 0. Single thread indirect branch predictor.	
0	IBRS. Read-write. Reset: 0. Indirect branch restriction speculation.	

MSR0000\_0049 [Prediction Command] (Core::X86::Msr::PRED\_CMD)

_lthree	_lthree0_core[7:0]; MSR0000_0049	
Bits	Description	
63:1	Reserved.	
0	<b>IBPB</b> : <b>indirect branch prediction barrier</b> . Write-only,Error-on-read. Reset: 0. Supported if	
	Core::X86::Cpuid::FeatureExtIdEbx[IBPB] == 1.	

#### MSR0000\_008B [Patch Level] (Core::X86::Msr::PATCH\_LEVEL)

Read, Error-on-write, Volatile. Reset: 0000\_0000\_0000\_0000h.

_lthree0_	_core[7:0]; MSR0000_008B
Bits	Description
63:32	Reserved.
31:0	<b>PatchLevel</b> . Read, Error-on-write, Volatile. Reset: 0000_0000h. This returns an identification number for the
	microcode patch that has been loaded. If no patch has been loaded, this returns 0.

#### MSR0000\_00E7 [Max Performance Frequency Clock Count] (Core::X86::Msr::MPERF)

	Read-	write,Volatile. Reset: 0000_0000_0000_0000h.
ĺ	_lthree0	_core[7:0]_thread[1:0]; MSR0000_00E7
	Bits	Description
	63:0	<b>MPERF</b> : maximum core clocks counter. Read-write, Volatile. Reset: 0000_0000_0000_0000h. Incremented by
		hardware at the P0 frequency while the core is in C0. This register does not increment when the core is in the
		stop-grant state. In combination with Core::X86::Msr::APERF, this is used to determine the effective frequency
		of the core. A read of this MSR in guest mode is affected by Core::X86::Msr::TscRateMsr. This field uses
		software P-state numbering. See Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency]

#### MSR0000\_00E8 [Actual Performance Frequency Clock Count] (Core::X86::Msr::APERF)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_00E8	
Bits	Description	
63:0	<b>APERF</b> : actual core clocks counter. Read-write, Volatile. Reset: 0000_0000_0000_0000h. This register	
	increments in proportion to the actual number of core clocks cycles while the core is in C0. The register does not	
	increment when the core is in the stop-grant state. See Core::X86::Msr::MPERF.	

#### MSR0000\_00FE [MTRR Capabilities] (Core::X86::Msr::MTRRcap)

Read,I	Read,Error-on-write. Reset: 0000_0000_0508h.	
_lthree0_	_lthree0_core[7:0]; MSR0000_00FE	
Bits	Description	
63:11	Reserved.	
10	MtrrCapWc: write-combining memory type. Read, Error-on-write. Reset: 1. 1=The write combining memory	
	type is supported.	
9	Reserved.	
8	MtrrCapFix: fixed range register. Read, Error-on-write. Reset: 1. 1=Fixed MTRRs are supported.	
7:0	MtrrCapVCnt: variable range registers count. Read, Error-on-write. Reset: 08h. Specifies the number of	
	variable MTRRs supported.	

#### MSR0000\_0174 [SYSENTER CS] (Core::X86::Msr::SYSENTER\_CS)

Read-v	write. Reset: 0000_0000_0000_0000h.
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_0174
Bits	Description
63:16	Reserved.
15:0	<b>SysEnterCS</b> : <b>SYSENTER target CS</b> . Read-write. Reset: 0000h. Holds the called procedure code segment.

#### MSR0000\_0175 [SYSENTER ESP] (Core::X86::Msr::SYSENTER\_ESP)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_0175	
Bits	Description	
63:32	Reserved.	
31:0	SysEnterESP: SYSENTER target SP. Read-write. Reset: 0000_0000h. Holds the called procedure stack	
	pointer.	

#### MSR0000\_0176 [SYSENTER EIP] (Core::X86::Msr::SYSENTER\_EIP)

Read-write. Reset: 0000\_0000\_0000\_0000h.

_lthree0	_core[7:0]_thread[1:0]; MSR0000_0176
Bits	Description
63:32	Reserved.
31:0	SysEnterEIP: SYSENTER target IP. Read-write. Reset: 0000_0000h. Holds the called procedure instruction
	pointer.

#### MSR0000\_0179 [Global Machine Check Capabilities] (Core::X86::Msr::MCG\_CAP)

_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0179	
Bits	Description	
63:9	Reserved.	
8	McgCtlP: MCG_CTL register present. Read-only,Error-on-write. Reset: Fixed,1. 1=The machine check control	
	registers (MCi_CTL) are present. See 3.1 [Machine Check Architecture].	
7:0	<b>Count</b> . Read-only, Error-on-write, Volatile. Reset: XXh. Indicates the number of error reporting banks visible to	
	the core. This value may differ from core to core.	

#### MSR0000 017A [Global Machine Check Status] (Core::X86::Msr::MCG STAT)

WIDIX	Miortovov_01771 [Global Machine Check Status] (CorexvovMisrMiog_51711)	
Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
See 3.	1 [Machine Check Architecture].	
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_017A	
Bits	Description	
63:3	Reserved.	
2	<b>MCIP</b> . Read-write, Volatile. Reset: 0. 1=A machine check is in progress. Machine check in progress.	
1	<b>EIPV</b> : <b>error instruction pointer valid</b> . Read-write, Volatile. Reset: 0. 1=The instruction pointer that was pushed	
	onto the stack by the machine check mechanism references the instruction that caused the machine check error.	
0	<b>RIPV</b> : <b>restart instruction pointer valid</b> . Read-write, Volatile. Reset: 0. 0=The interrupt was not precise and/or	
	the process (task) context may be corrupt; continued operation of this process may not be possible without	
	intervention, however system processing or other processes may be able to continue with appropriate software	
	clean up. 1=Program execution can be reliably restarted at the EIP address on the stack.	

#### MSR0000\_017B [Global Machine Check Exception Reporting Control] (Core::X86::Msr::MCG\_CTL)

Reset: 0000 0000 0000 0000h.

This register controls enablement of the individual error reporting banks; see 3.1 [Machine Check Architecture] and 3.1.2.1 [Global Registers]. When a machine check register bank is not enabled in MCG\_CTL, errors for that bank are not logged or reported, and actions enabled through the MCA are not taken; each MCi\_CTL register identifies which errors are still corrected when MCG\_CTL[i] is disabled.

lthree0\_core[7:0]\_thread[1:0]; MSR0000\_017B

[5]

[6]

Enable MCA for SCEX.

Enable MCA for FP.

_lthree0_	ree0_core[7:0]_thread[1:0]; MSR0000_017B		
Bits	Description		
63:7	<b>MCnEn</b> . Configurable. Reset: 000_0000_0000_0000h.		
	<b>Description</b> : 1=The MC machine check register bank is enabled. Width of this field is SOC implementation and		
	configura	tion specific.	
	See 3.1.2.	1 [Global Registers].	
6:0	<b>MCnEnCore</b> . Read-write. Reset: 00h. 1=The MC machine check register bank is enabled.		
	ValidValues:		
	Bit Description		
	[0]	Enable MCA for LSDC.	
	[1]	Enable MCA for ICBP.	
	[2]	Enable MCA for L2.	
	[3]	Enable MCA for DE.	
	[4]	Reserved.	

MSK0000_01D3 [Debug Collifor] (Core::A00::MSf::DBG_C1L_MSK)			
Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_01D9		
Bits	Description		
63:6	Reserved.		
5:2	<b>PB</b> : <b>performance monitor pin control</b> . Read-write. Reset: 0h. This field does not control any hardware.		
1	BTF. Read-write. Reset: 0. 1=Enable branch single step.		
0	IRR Read-write Reset: 0. 1=Fnable last branch record		

#### MSR0000\_01DB [Last Branch From IP] (Core::X86::Msr::BR\_FROM)

MSD0000 01D0 [Debug Control] (Coro., Y96., Merr, DBC CTI MSD

Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_01DB		
Bits	Description		
63:0	<b>LastBranchFromIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h. Loaded with the segment		
	offset of the branch instruction.		

#### MSR0000\_01DC [Last Branch To IP] (Core::X86::Msr::BR\_TO)

Read,	Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_01DC		
Bits	Description		
63:61	Reserved.		
60:0	<b>LastBranchToIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000. Holds the target RIP of the last		
	branch that occurred before an exception or interrupt.		

#### MSR0000\_01DD [Last Exception From IP] (Core::X86::Msr::LastExcpFromIp)

Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.			
_lthree(	_lthree0_core[7:0]_thread[1:0]; MSR0000_01DD		
Bits	Description		
63:0	<b>LastIntFromIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000h. Holds the source RIP of the last		
	branch that occurred before the exception or interrupt.		

#### MSR0000\_01DE [Last Exception To IP] (Core::X86::Msr::LastExcpToIp)

Read,Error-on-write,Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_01DE		
Bits	Description		
63:61	Reserved.		
60:0	<b>LastIntToIP</b> . Read,Error-on-write,Volatile. Reset: 0000_0000_0000h. Holds the target RIP of the last		
	branch that occurred before the exception or interrupt.		

#### MSR0000\_020[0...E] [Variable-Size MTRRs Base] (Core::X86::Msr::MtrrVarBase)

Each MTRR (Core::X86::Msr::MtrrVarBase, Core::X86::Msr::MtrrFix\_64K through Core::X86::Msr::MtrrFix\_4K\_7, or Core::X86::Msr::MTRRdefType) specifies a physical address range and a corresponding memory type (MemType) associated with that range. Setting the memory type to an unsupported value results in a #GP.

The variable-size MTRRs come in pairs of base and mask registers (MSR0000\_0200 and MSR0000\_0201 are the first pair, etc.). Variables MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeEn]. A core access--with address CPUAddr--is determined to be within the address range of a variable-size MTRR if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

For example, if the variable MTRR spans 256 KB and starts at the 1-MB address the PhyBase would be set to 0\_0010\_0000h and the PhyMask to F\_FFFC\_0000h (with zeros filling in for bits[11:0]). This results in a range from 0\_0010\_0000h to 0\_0013\_FFFFh.

_lthree0_	_core[7:0]_n0; MSR0000_0200			
_lthree0_	_core[7:0]_n1; MSR0000_0202			
	ee0_core[7:0]_n2; MSR0000_0204			
		MSR0000_0206		
		MSR0000_0208		
		MSR0000_020A		
		MSR0000_020C		
		MSR0000_020E		
Bits	Descripti	on		
63:48	Reserved.			
47:12	PhyBase:	<b>base address</b> . Read-write. Reset: X_XXXX_XXXXh. Physical base address.		
11:3	Reserved.			
2:0	<b>MemType</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.			
	ValidValues:			
	Value	Value Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_020[1...F] [Variable-Size MTRRs Mask] (Core::X86::Msr::MtrrVarMask)

_lthree0_	_core[7:0]_n0; MSR0000_0201		
_lthree0_	lthree0_core[7:0]_n1; MSR0000_0203		
_lthree0_	_core[7:0]_n2; MSR0000_0205		
_lthree0_	_core[7:0]_n3; MSR0000_0207		
_lthree0_	_core[7:0]_n4; MSR0000_0209		
_lthree0_	_core[7:0]_n5; MSR0000_020B		
	_core[7:0]_n6; MSR0000_020D		
_lthree0_	_lthree0_core[7:0]_n7; MSR0000_020F		
Bits	Description		
63:48	Reserved.		
47:12	PhyMask: address mask. Read-write. Reset: X_XXXX_XXXXh. Physical address mask.		
11	Valid: valid. Read-write. Reset: X. 1=The variable-size MTRR pair is enabled.		
10:0	Reserved.		

#### MSR0000\_0250 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_64K)

	mineco_core[7.0]_nonzhe irt, mortoooc_cabo			
Bits	Description			
63:61	Reserved.			
60	<b>RdDram_64K_70000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
	range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
59	<b>WrDram_64K_70000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			

58:56	MemTyp	e_64K_70000: memory type. Read-write. Reset: XXXb.
50.50	ValidValı	V VA
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53	Reserved.	
52	RdDram	<b>_64K_60000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51		<b>_64K_60000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
50.40		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48		e_64K_60000: memory type. Read-write. Reset: XXXb.
	ValidValu Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
17:15	Reserved.	
		<b>_64K_50000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		<b>64K_50000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
1	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40 MemType_64K_50000: memory type. Read-write. Reset: XXXb.		· · · ·
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved.	

36	<b>RdDram_64K_40000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35	WrDram	<b>_64K_40000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34:32	MemTyp	e_64K_40000: memory type. Read-write. Reset: XXXb.	
	ValidValu	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved.		
28	RdDram	<b>_64K_30000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are	marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	<b>WrDram_64K_30000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24	MemType_64K_30000: memory type. Read-write. Reset: XXXb.		
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect. WB or write back.	
	6h 7h		
DD D4		Reserved.	
	Reserved.		
20		<b>_64K_20000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19		<b>1_64K_20000:</b> write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
19		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16		e_64K_20000: memory type. Read-write. Reset: XXXb.	
10.10	ValidValı		
	Value	Description	
	, and	<b>F</b>	

	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved.	
12	RdDram	<b>_64K_10000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>_64K_10000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
10.0		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_64K_10000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description 1.11
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved.	
4		<b>_64K_00000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM. Address range from 00000h to 0FFFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		<b>_64K_00000: write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM. Address range from 00000h to 0FFFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn]? X		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0	MemType_64K_00000: memory type. Read-write. Reset: XXXb. Address range from 00000h to 0FFFFh.	
	ValidValues:	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

#### MSR0000\_0258 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_16K\_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write. lthree0\_core[7:0]\_nSIZE16K0; MSR0000\_0258 Bits Description 63:61 Reserved. 60 **RdDram 16K 9C000: read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. **WrDram 16K 9C000: write DRAM.** 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. 58:56 **MemType\_16K\_9C000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value **Description** 0hUC or uncacheable. WC or write combining. 1h 3h-2h Reserved. 4h WT or write through. WP or write protect. 5h 6h WB or write back. 7h Reserved. 55:53 Reserved. RdDram\_16K\_98000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 52 range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. **WrDram 16K 98000: write DRAM.** 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X: Fixed,0. 50:48 **MemType\_16K\_98000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value Description 0h UC or uncacheable. WC or write combining. 1h 3h-2h Reserved. WT or write through. 4h 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. **RdDram 16K 94000: read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 44 range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. WrDram 16K 94000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to

	the range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
42:40	MemType_16K_94000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:37	Reserved.			
36				
		range are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
35	WrDram_16K_90000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses			
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		S::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	<u> </u>	e_16K_90000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
	Reserved.			
		<b>_16K_8C000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	the range are marked as destined for DRAM.			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
25		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_16K_8C000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM.  AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
26:24				
20:24	MemType_16K_8C000: memory type. Read-write. Reset: XXXb.  ValidValues:			
	Value Description			
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		

	6h	WB or write back.	
	7h	Reserved.	
22.21			
23:21	Reserved.  RdDram_16K_88000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19	<b>WrDram_16K_88000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write at the range are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	:16 MemType_16K_88000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved		
12			
11	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  WrDram_16K_84000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
11	the range are marked as destined for DRAM.		
10.0	Core::X8	rpe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8	MemType_16K_84000: memory type. Read-write. Reset: XXXb.		
	ValidValues: Value Description		
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved.		
4	<b>RdDram_16K_80000: read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. Address range from 80000h to 83FFFh.		
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3	<b>WrDram_16K_80000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses the range are marked as destined for DRAM. Address range from 80000h to 83FFFh.		
	Core.: A8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	

	AccessTy	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn]? Read-write: Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
2:0	MemType_16K_80000: memory type. Read-write. Reset: XXXb. Address range from 80000h to 83FFFh.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_0259 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_16K\_1)

Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X: Fixed,0. 50:48 MemType\_16K\_B8000: memory type. Read-write. Reset: XXXb.

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1 MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

lthree0_core[7:	)] nSIZE16K1: I	MSR0000_0259

ValidValues:

_core[7:0]_nSIZE16K1; MSR0000_0259			
Descripti	ion		
Reserved.			
	<b>_16K_BC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
	are marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
	<b>1_16K_BC000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	are marked as destined for DRAM.		
	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
	e_16K_BC000: memory type. Read-write. Reset: XXXb.		
Value	Description		
0h	UC or uncacheable.		
1h	WC or write combining.		
3h-2h	Reserved.		
4h	WT or write through.		
5h	WP or write protect.		
6h	WB or write back.		
7h	Reserved.		
Reserved			
RdDram	<b>_16K_B8000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to		
the range	are marked as destined for DRAM.		
	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
<b>WrDram_16K_B8000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
the range are marked as destined for DRAM.			
	Reserved RdDram the range AccessTy Core::X8 WrDram the range AccessTy Core::X8 MemTyp ValidValue Oh 1h 3h-2h 4h 5h 6h 7h Reserved RdDram the range AccessTy Core::X8		

AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn]? Read-write: Read,Error-on-write-1. Reset:

	Value	Description
	Value	Description  I.G. or an applicable
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved.	
44		<b>_16K_B4000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
40		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		_16K_B4000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40		e 16K B4000: memory type. Read-write. Reset: XXXb.
42.40	ValidValı	0 01
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved.	
36		_16K_B0000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
		are marked as destined for DRAM.  pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35		<b>_16K_B0000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
33		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32 MemType_16K_B0000: memory type. Read-write. Reset: XXXb.		
552	ValidValues:	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved.	
28		<b>_16K_AC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to
20		are marked as destined for DRAM.
	are runge	are marined as destined for Divini.

		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	WrDram	<b>_16K_AC000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24		e_16K_AC000: memory type. Read-write. Reset: XXXb.	
	ValidValu	les:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved.		
20	RdDram	<b>_16K_A8000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19	<b>WrDram_16K_A8000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
10.10	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16		e_16K_A8000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description  I.G. and the second seco	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
45.40	7h	Reserved.	
	Reserved.		
12	<b>RdDram_16K_A4000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11		<b>_16K_A4000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
11	the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8			
	ValidValu	U U L	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
		υ	

	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved		
4		<b>_16K_A0000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to	
		are marked as destined for DRAM. Address range from A0000h to A3FFFh.	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		<b>_16K_A0000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM. Address range from A0000h to A3FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0		<b>e_16K_A0000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from A0000h to A3FFFh.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

#### MSR0000\_0268 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_0)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

ucterm	mile the destination based on the access type. Withing Reserved Memitype values causes an error-on-write.		
_lthree0_	_core[7:0]_nS1	ZE4K0; MSR0000_0268	
Bits	Descripti	on	
63:61	Reserved.		
60	RdDram	<b>_4K_C7000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are	marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	WrDram	<b>_4K_C7000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
58:56	MemType_4K_C7000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	

	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:53	Reserved		
52		<b>_4K_C6000: read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
51		<b>_4K_C6000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
50:48		e_4K_C6000: memory type. Read-write. Reset: XXXb.	
	ValidValı	V VI	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
47.45			
	Reserved.		
44	<b>RdDram_4K_C5000: read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.		
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43	the range	<b>_4K_C5000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	MemType_4K_C5000: memory type. Read-write. Reset: XXXb.		
	ValidValu	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
39:37	Reserved		
36	RdDram_4K_C4000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
35		<b>1_4K_C4000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	

	CorouVO	5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	MemType_4K_C4000: memory type. Read-write. Reset: XXXb.			
34:32	ValidValues:			
	Value	Description		
		UC or uncacheable.		
	0h 1h			
		WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
2	7h	Reserved.		
	Reserved.			
28		<b>_4K_C3000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
0.7		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_4K_C3000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26.24		e_4K_C3000: memory type. Read-write. Reset: XXXb.		
20.24	ValidValı	U U I		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
DD D4				
	Reserved.			
20		<b>_4K_C2000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		<b>_4K_C2000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
19		are marked as destined for DRAM.		
-		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	MemType_4K_C2000: memory type. Read-write. Reset: XXXb.			
10,10	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
	/ 11	ACCUPCU.		

15:13	Reserved.	
12	RdDram	<b>_4K_C1000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>_4K_C1000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
10.0		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8		e_4K_C1000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved.	
4		<b>_4K_C0000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM. Address range from C0000h to C0FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3		<b>_4K_C0000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM. Address range from C0000h to C0FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		e_4K_C0000: memory type. Read-write. Reset: XXXb. Address range from C0000h to C0FFFh.
2.0	ValidValues:	
		Description Description
	Oh	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	/ 11	ACSCI VCU.

# MSR0000\_0269 [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_1)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed

MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

lthree0\_core[7:0]\_nSIZE4K1; MSR0000\_0269

Bits	Description
63:61	Reserved.
60	<b>RdDram_4K_CF000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the

		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	WrDram	<b>_4K_CF000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
		e_4K_CF000: memory type. Read-write. Reset: XXXb.	
	ValidValı		
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
FF.F2			
	Reserved.		
		<b>_4K_CE000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
-		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
		<b>_4K_CE000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
-			
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.  MemType_4K_CE000: memory type. Read-write. Reset: XXXb.		
50.46	ValidValues:		
	Value		
		UC or uncacheable.	
	0h		
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	Reserved.		
		<b>_4K_CD000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
		<b>_4K_CD000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40	1		
		e_4K_CD000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ues:	
		V V.	

	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:37	Reserved			
36		<b>_4K_CC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35	WrDram	<b>_4K_CC000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
24.22		e_4K_CC000: memory type. Read-write. Reset: XXXb.		
34:32	ValidVal			
	Value	UC or uncacheable.		
	0h			
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
31:29	Reserved			
		<b>_4K_CB000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_4K_CB000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
26:24		e_4K_CB000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23:21	Reserved			
		_4K_CA000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
20	range are	marked as destined for DRAM.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			

Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

19		<b>_4K_CA000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16	MemTyp	e_4K_CA000: memory type. Read-write. Reset: XXXb.		
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
15.13	Reserved.			
12		_4K_C9000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
14		marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>_4K_C9000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
11		are marked as destined for DRAM.		
		AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8	MemType_4K_C9000: memory type. Read-write. Reset: XXXb.			
	ValidValı			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
4		_4K_C8000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
7		marked as destined for DRAM. Address range from C8000 to C8FFF.		
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
		<b>_4K_C8000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range are marked as destined for DRAM. Address range from C8000 to C8FFF.			
	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
	3.6 m	<b>e_4K_C8000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from C8000 to C8FFF.		
2:0		<i>V V</i>		
2:0	ValidValı	<i>V V</i>		
2:0		<i>V VI</i>		
2:0	ValidValu	ies:		

	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

#### MSR0000\_026A [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_2)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

determ	ermine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.			
_lthree0_	lthree0_core[7:0]_nSIZE4K2; MSR0000_026A			
Bits	Descripti	Description		
63:61	Reserved.			
60	RdDram	<b>_4K_D7000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are	marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
59	WrDram_4K_D7000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to			
	the range	are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
58:56	MemType_4K_D7000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	-1 -1			

Value	Description
0h	UC or uncacheable.
1h	WC or write combining.
3h-2h	Reserved.
4h	WT or write through.
5h	WP or write protect.
6h	WB or write back.
7h	Reserved.

### 55:53 Reserved.

RdDram\_4K\_D6000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

WrDram\_4K\_D6000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0.

50:48 **MemType\_4K\_D6000**: **memory type**. Read-write. Reset: XXXb.

#### ValidValues:

THIRD THE COLUMN TO THE COLUMN TH		
Value	Description	
0h	UC or uncacheable.	
1h	WC or write combining.	
3h-2h	Reserved.	
4h	WT or write through.	
5h	WP or write protect.	
6h	WB or write back.	

	7h	Reserved.	
17:15	Reserved.		
		<b>_4K_D5000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
44	range are	marked as destined for DRAM.	
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
43		<b>_4K_D5000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
42:40		e_4K_D5000: memory type. Read-write. Reset: XXXb.	
	ValidValı	V VI	
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
20.27			
	Reserved.		
36	<b>RdDram_4K_D4000: read DRAM.</b> 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
35	<b>WrDram_4K_D4000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
34:32	MemTyp	e_4K_D4000: memory type. Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved.		
RdDram_4K_D3000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read range are marked as destined for DRAM.			
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
27		<b>_4K_D3000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
2/		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	e_4K_D3000: memory type. Read-write. Reset: XXXb.	

	ValidValues:			
	Value	Description Description		
	Oh	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
23.21	Reserved.			
20		<b>_4K_D2000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
20	range are	marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
19		<b>_4K_D2000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
18:16		e_4K_D2000: memory type. Read-write. Reset: XXXb.		
10.10	ValidValı			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
15:13	Reserved.			
12	RdDram	<b>RdDram_4K_D1000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
11		<b>_4K_D1000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
10:8		e_4K_D1000: memory type. Read-write. Reset: XXXb.		
	ValidValı			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
7:5	Reserved.			
4	<b>RdDram_4K_D0000: read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the			
7	KuDi aiii	_4R_D0000. Tead DRAW. 0—Read accesses to the range are marked as whitho, 1—Read accesses to the		

52

range are marked as destined for DRAM.

	range are	range are marked as destined for DRAM. Address range from D0000h to D0FFFh.		
	Core::X8	Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:			
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
3	WrDram	<b>_4K_D0000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
	the range	are marked as destined for DRAM. Address range from D0000h to D0FFFh.		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
2:0	MemType_4K_D0000: memory type. Read-write. Reset: XXXb. Address range from D0000h to D0FFFh.			
	ValidValues:			
	Value Description			
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_026B [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_3)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

aetern	determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.		
_lthree0_	_core[7:0]_nS1	ZE4K3; MSR0000_026B	
Bits	Description		
63:61	Reserved.		
60	<b>RdDram</b>	<b>_4K_DF000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are	marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59		<b>_4K_DF000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
58:56	MemType_4K_DF000: memory type. Read-write. Reset: XXXb.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
55:53	Reserved.		

AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

RdDram\_4K\_DE000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the

	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
51	the range	<b>_4K_DE000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
50:48	MemType_4K_DE000: memory type. Read-write. Reset: XXXb.			
	ValidValues:			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
47:45	Reserved.			
44	RdDram	<b>_4K_DD000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.		
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
43	WrDram	<b>_4K_DD000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to		
		are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
42:40	MemTyp	e_4K_DD000: memory type. Read-write. Reset: XXXb.		
	ValidValı	les:		
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		
39:37	Reserved.			
36	RdDram	<b>_4K_DC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
	range are	marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X80	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
35				
	the range	are marked as destined for DRAM.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32		e_4K_DC000: memory type. Read-write. Reset: XXXb.		
	ValidValu			
	Value	Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		

	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved.		
28	RdDram	<b>_4K_DB000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27	WrDram	<b>_4K_DB000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24	MemTyp	e_4K_DB000: memory type. Read-write. Reset: XXXb.	
	ValidValı	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved		
20		<b>4K_DA000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
20		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19		<b>1_4K_DA000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
13		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16		e_4K_DA000: memory type. Read-write. Reset: XXXb.	
	ValidValı	U U L	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved		
12		<b>_4K_D9000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11		<b></b>	
		are marked as destined for DRAM.	

s to the
set:
ses to
set:
1.
S

#### MSR0000\_026C [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_4)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

lthree0\_core[7:0]\_nSIZE4K4; MSR0000\_026C

	_core[7.0]_norms in 1, indicado_coc	
Bits	Description	
63:61	Reserved.	
60	<b>RdDram_4K_E7000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59	<b>WrDram_4K_E7000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	

58:56	MemTyp	e_4K_E7000: memory type. Read-write. Reset: XXXb.
	ValidValu	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved.	
52		<b>_4K_E6000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51		<b>_4K_E6000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48		e_4K_E6000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h 6h	WP or write protect. WB or write back.
	7h	Reserved.
47.45		
	Reserved.	
44		<b>_4K_E5000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	-	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		<b>_4K_E5000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40	MemTyp	e_4K_E5000: memory type. Read-write. Reset: XXXb.
	ValidValu	les:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved.	

36		<b>_4K_E4000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35		<b>_4K_E4000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32		<b>e_4K_E4000: memory type</b> . Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
21.20		
	Reserved.	
28		<b>_4K_E3000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27		<b>_4K_E3000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24		<b>e_4K_E3000: memory type</b> . Read-write. Reset: XXXb.
	ValidValu	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved.	
20		<b>_4K_E2000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
20	-	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		<u> </u>
10		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19		<b>_4K_E2000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16	MemTyp	e_4K_E2000: memory type. Read-write. Reset: XXXb.
	ValidValu	ues:
	Value	Description

	1	1
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
15:13	Reserved.	
12		<b>_4K_E1000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
11		<b>_4K_E1000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
10:8	MemTyp	e_4K_E1000: memory type. Read-write. Reset: XXXb.
	ValidValu	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
7:5	Reserved.	
4		<b>_4K_E0000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM. Address range from E0000h to E0FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
3	WrDram	<b>_4K_E0000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM. Address range from E0000h to E0FFFh.
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
2:0		<b>e_4K_E0000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from E0000h to E0FFFh.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.

# MSR0000\_026D [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_5)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write. lthree0\_core[7:0]\_nSIZE4K5; MSR0000\_026D Bits Description 63:61 Reserved. 60 **RdDram 4K EF000: read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? X : Fixed,0. **WrDram 4K EF000: write DRAM.** 0=Write accesses to the range are marked as MMIO. 1=Write accesses to 59 the range are marked as destined for DRAM. Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. 58:56 **MemType\_4K\_EF000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value **Description** 0hUC or uncacheable. WC or write combining. 1h 3h-2h Reserved. 4h WT or write through. WP or write protect. 5h 6h WB or write back. 7h Reserved. 55:53 Reserved. RdDram\_4K\_EE000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the 52 range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. **WrDram 4K EE000: write DRAM.** 0=Write accesses to the range are marked as MMIO. 1=Write accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS CFG[MtrrFixDramModEn] ? Read-write : Read.Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. 50:48 **MemType\_4K\_EE000**: **memory type**. Read-write. Reset: XXXb. ValidValues: Value Description 0h UC or uncacheable. WC or write combining. 1h 3h-2h Reserved. WT or write through. 4h 5h WP or write protect. 6h WB or write back. 7h Reserved. 47:45 Reserved. 44 **RdDram 4K ED000: read DRAM.** 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the range are marked as destined for DRAM. AccessType: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: Core::X86::Msr::SYS\_CFG[MtrrFixDramModEn]? X : Fixed,0. WrDram 4K ED000: write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to

	.1	
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40	MemTyp	e_4K_ED000: memory type. Read-write. Reset: XXXb.
	ValidValı	
		Description
	0h	UC or uncacheable.
	1h	WC or write combining.
		Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39.37	Reserved.	
36		<b>_4K_EC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
50	range are	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35	WrDram	<b>_4K_EC000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32	MemTyp	e_4K_EC000: memory type. Read-write. Reset: XXXb.
	ValidValu	ies:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved.	
28	RdDram	<b>_4K_EB000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27		<b>_4K_EB000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24		e_4K_EB000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.

	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved		
20		<b>_4K_EA000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19	WrDram	<b>_4K_EA000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	AccessTy	are marked as destined for DRAM. pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18.16		e_4K_EA000: memory type. Read-write. Reset: XXXb.	
10.10	ValidVal		
	Value	Description Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
15:13	Reserved.		
12	RdDram_4K_E9000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the		
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11		<b>_4K_E9000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8	MemTyp	e_4K_E9000: memory type. Read-write. Reset: XXXb.	
	ValidVal	ues:	
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved		
4		<b>4K_E8000: read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
4	range are	marked as destined for DRAM. Address range from E8000h to E8FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3	WrDram	<b>_4K_E8000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM. Address range from E8000h to E8FFFh. 6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	

	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.			
2:0	MemType_4K_E8000: memory type. Read-write. Reset: XXXb. Address range from E8000h to E8FFFh.			
	ValidValı	ues:		
	Value	Value Description		
	0h	UC or uncacheable.		
	1h	WC or write combining.		
	3h-2h	Reserved.		
	4h	WT or write through.		
	5h	WP or write protect.		
	6h	WB or write back.		
	7h	Reserved.		

#### MSR0000\_026E [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_6)

50:48 **MemType\_4K\_F6000**: **memory type**. Read-write. Reset: XXXb.

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

lthree0	core[7:0]	nSIZE4K6;	MSR0000	026F
illileco	COLC[ / .U ]	HULL LAIVO,	MISIKUUUU	020L

ValidValues:

_lthree0	_core[7:0]_nS	IZE4K6; MSR0000_026E
Bits	Descripti	on
63:61	Reserved	
60		<b>_4K_F7000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	range are	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
59		<b>_4K_F7000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
58:56	MemTyp	e_4K_F7000: memory type. Read-write. Reset: XXXb.
	ValidValu	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53	Reserved	
52		<b>_4K_F6000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
	)	marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51		<b>_4K_F6000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.

	X7 1	
	Value	<b>Description</b>
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
47:45	Reserved.	
44	-	<b>_4K_F5000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43		<b>_4K_F5000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
		are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40		e_4K_F5000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:37	Reserved.	
36	RdDram	_4K_F4000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35	WrDram	<b>_4K_F4000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
34:32	MemTyp	e_4K_F4000: memory type. Read-write. Reset: XXXb.
	ValidValu	les:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:29	Reserved.	
28		<b>_4K_F3000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
23		marked as destined for DRAM.

		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
27	WrDram	<b>_4K_F3000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
26:24	MemTyp	e_4K_F3000: memory type. Read-write. Reset: XXXb.
	ValidValu	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
23:21	Reserved	
20	RdDram	<b>_4K_F2000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
		marked as destined for DRAM.
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
19	WrDram	<b>_4K_F2000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to
	the range	are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
18:16		e_4K_F2000: memory type. Read-write. Reset: XXXb.
	ValidValu	
	Value	Description
	0h	UC or uncacheable.
	1h	
		WC or write combining.
	3h-2h	WC or write combining. Reserved.
		ÿ
	3h-2h	Reserved.
	3h-2h 4h	Reserved. WT or write through.
	3h-2h 4h 5h	Reserved. WT or write through. WP or write protect.
15:13	3h-2h 4h 5h 6h	Reserved. WT or write through. WP or write protect. WB or write back. Reserved.
15:13 12	3h-2h 4h 5h 6h 7h Reserved	Reserved. WT or write through. WP or write protect. WB or write back. Reserved.
12	3h-2h 4h 5h 6h 7h Reserved	Reserved. WT or write through. WP or write protect. WB or write back. Reserved.
12	3h-2h 4h 5h 6h 7h Reserved RdDram range are	Reserved. WT or write through. WP or write protect. WB or write back. Reserved.  -4K_F1000: read DRAM. 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the
12	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy	Reserved. WT or write through. WP or write protect. WB or write back. Reserved.
12	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
12	3h-2h 4h 5h 6h 7h Reserved. RdDram range are AccessTy Core::X8 WrDram the range	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
12	3h-2h 4h 5h 6h 7h Reserved. RdDram range are AccessTy Core::X8 WrDram the range AccessTy	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
11	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8e WrDram the range AccessTy Core::X8e	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
11	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8 WrDram the range AccessTy Core::X8	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
11	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8 WrDram the range AccessTy Core::X8 MemTyp ValidValid	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
12	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8 WrDram the range AccessTy Core::X8 MemTyp ValidValid Value	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.
12	3h-2h 4h 5h 6h 7h Reserved RdDram range are AccessTy Core::X8 WrDram the range AccessTy Core::X8 MemTyp ValidValid	Reserved.  WT or write through.  WP or write protect.  WB or write back.  Reserved.

	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved		
4		<b>_4K_F0000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from F0000h to F0FFF.	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X8	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		<b>_4K_F0000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM. Address range from F0000h to F0FFF.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0	<b>MemType_4K_F0000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from F0000h to F0FFFh.		
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

#### MSR0000\_026F [Fixed-Size MTRRs] (Core::X86::Msr::MtrrFix\_4K\_7)

See Core::X86::Msr::MtrrVarBase for general MTRR information. Fixed MTRRs are enabled through Core::X86::Msr::MTRRdefType[MtrrDefTypeFixEn,MtrrDefTypeEn]. For addresses below 1-MB, the appropriate Fixed MTRRs override the default access destination. Each fixed MTRR includes two bits, RdDram and WrDram, that determine the destination based on the access type. Writing Reserved MemType values causes an error-on-write.

_lthree0_	lthree0_core[7:0]_nSIZE4K7; MSR0000_026F		
Bits	Descripti	on	
63:61	Reserved.		
60	RdDram	<b>_4K_FF000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
	range are	marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
	Core::X80	6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
59		<b>_4K_FF000</b> : write DRAM. 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
	AccessTy	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
58:56	MemTyp	<b>e_4K_FF000</b> : <b>memory type</b> . Read-write. Reset: XXXb.	
	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	

	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:53	Reserved	•
52		<b>_4K_FE000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
51		<b>_4K_FE000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
50:48	MemTyp	e_4K_FE000: memory type. Read-write. Reset: XXXb.
	ValidVal	
		Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
	Reserved	
44	range are	<b>_4K_FD000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
	Core::X8	pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
43	<b>WrDram</b> the range	<b>_4K_FD000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset: 6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
42:40 MemType_4K_FD000: memory type. Read-write. Reset: XXXb.		
	ValidVal	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
20.25		
39:37	Reserved	
36	range are	<b>_4K_FC000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.
35		<b>_4K_FC000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to are marked as destined for DRAM.
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:

	C 170	The CALC CHOCKS IN D. A. In LOAD IN 10.	
	Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.		
34:32	2 MemType_4K_FC000: memory type. Read-write. Reset: XXXb.		
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
31:29	Reserved.		
28		<b>_4K_FB000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		5::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
27		<b>_4K_FB000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
26:24		e_4K_FB000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
23:21	Reserved.		
20		<b>_4K_FA000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
19		<b>_4K_FA000</b> : write <b>DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
		are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
10.10		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
18:16	MemType_4K_FA000: memory type. Read-write. Reset: XXXb.		
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

15:13	Reserved.		
12		<b>4K_F9000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
12		marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
11	WrDram	<b>_4K_F9000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range	are marked as destined for DRAM.	
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
10:8		e_4K_F9000: memory type. Read-write. Reset: XXXb.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
7:5	Reserved.	,	
4		<b>_4K_F8000</b> : <b>read DRAM</b> . 0=Read accesses to the range are marked as MMIO. 1=Read accesses to the	
		marked as destined for DRAM. Address range from F8000h to F8FFFh.	
		6::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.	
	AccessType: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:		
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
3		<b>_4K_F8000</b> : <b>write DRAM</b> . 0=Write accesses to the range are marked as MMIO. 1=Write accesses to	
	the range are marked as destined for DRAM. Address range from F8000h to F8FFFh. Core::X86::Msr::SYS_CFG[MtrrFixDramEn,MtrrFixDramModEn] masks reads of the stored value.		
		pe: Core::X86::Msr::SYS_CFG[MtrrFixDramModEn] ? Read-write : Read,Error-on-write-1. Reset:	
		6::Msr::SYS_CFG[MtrrFixDramModEn] ? X : Fixed,0.	
2:0		<b>e_4K_F8000</b> : <b>memory type</b> . Read-write. Reset: XXXb. Address range from F8000h to F8FFFh.	
2.0	ValidValues:		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

# MSR0000\_0277 [Page Attribute Table] (Core::X86::Msr::PAT)

This re	his register specifies the memory type based on the PAT, PCD, and PWT bits in the virtual address page tables.			
_lthree0_	core[7:0]_thre	ead[1:0]; MSR0000_0277		
Bits	Description			
63:59	Reserved.			
58:56	<b>PA7MemType</b> . Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 7h.			
	ValidValues:			
	Value	Value Description		
	0h	UC or uncacheable.		

	_	
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
55:51	Reserved.	
50:48	PA6Mem	Type. Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 6h.
	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
47:43	Reserved.	
42:40	PA5Mem	Type. Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 5h.
1	ValidValı	ues:
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
39:35	Reserved.	
34:32	PA4Mem	<b>Type</b> . Read-write. Reset: 6h. Default WB. MemType for {PAT, PCD, PWT} = 4h.
	ValidValues:	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.
	6h	WB or write back.
	7h	Reserved.
31:27	Reserved.	
26:24	PA3Mem	<b>Type</b> . Read-write. Reset: 0h. Default UC. MemType for {PAT, PCD, PWT} = 3h.
•	ValidValı	
	Value	Description
	0h	UC or uncacheable.
	1h	WC or write combining.
	3h-2h	Reserved.
	4h	WT or write through.
	5h	WP or write protect.

9:8 Reserved.

	6h	WB or write back.	
	7h	Reserved.	
23:19	Reserved.		
18:16	6 <b>PA2MemType</b> . Read-write. Reset: 7h. Default UC. MemType for {PAT, PCD, PWT} = 2h.		
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	Reserved.		
10:8		Type. Read-write. Reset: 4h. Default WT. MemType for {PAT, PCD, PWT} = 1h.	
	ValidValu		
	Value	Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	
	Reserved.		
2:0		Type. Read-write. Reset: 6h. MemType for {PAT, PCD, PWT} = 0h.	
	ValidValues:		
		Description	
	0h	UC or uncacheable.	
	1h	WC or write combining.	
	3h-2h	Reserved.	
	4h	WT or write through.	
	5h	WP or write protect.	
	6h	WB or write back.	
	7h	Reserved.	

# MSR0000\_02FF [MTRR Default Memory Type] (Core::X86::Msr::MTRRdefType) See Core::X86::Msr::MtrrVarBase for general MTRR information. \_lthree0\_core[7:0]; MSR0000\_02FF

Bits	Description
63:12	Reserved.
11	<b>MtrrDefTypeEn</b> : <b>variable and fixed MTRR enable</b> . Read-write. Reset: 0. 0=Fixed and variable MTRRs are not
	enabled. 1=Core::X86::Msr::MtrrVarBase, and Core::X86::Msr::MtrrFix_64K through
	Core::X86::Msr::MtrrFix_4K_7 are enabled.
10	MtrrDefTypeFixEn: fixed MTRR enable. Read-write. Reset: 0. 0=Core::X86::Msr::MtrrFix_64K through
	Core::X86::Msr::MtrrFix_4K_7 are not enabled. 1=Core::X86::Msr::MtrrFix_64K through
	Core::X86::Msr::MtrrFix_4K_7 are enabled. This field is ignored (and the fixed MTRRs are not enabled) if
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] == 0.

7:0 **MemType: memory type.** Read-write. Reset: 00h.

**Description**: If MtrrDefTypeEn == 1, then MemType specifies the memory type for memory space that is not specified by either the fixed or variable range MTRRs. If MtrrDefTypeEn == 0, then the default memory type for all of memory is UC.

Valid encodings are {00000b, Core::X86::Msr::MtrrFix\_64K through Core::X86::Msr::MtrrFix\_4K\_7[2:0]}. Other write values cause a GP(0).

#### MSR0000\_06A0 [User CET] (Core::X86::Msr::U\_CET)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree0	_core[7:0]_thread[1:0]; MSR0000_06A0	
Bits	Description	
63:2	Reserved.	
1	<b>WRSHSTKEN</b> . Read-write. Reset: 0. Enables the WRSS instruction in User Mode.	
0	<b>SHSTKEN</b> . Read-write. Reset: 0. When Set Shadow stack is enabled in User mode.	

# MSR0000\_06A2 [Supervisor CET] (Core::X86::Msr::S\_CET)

Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_06A2		
Bits	Description		
63:2	Reserved.		
1	<b>WRSHSTKEN</b> . Read-write. Reset: 0. Enables the WRSS instruction in Supervisor Mode.		
0	SHSTKEN. Read-write. Reset: 0. When Set Shadow stack is enabled in Supervisor mode.		

# MSR0000\_06A4 [PL0 Shadow Stack Pointer] (Core::X86::Msr::PL0Ssp)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_06A4		
Bits	Description		
63:2	UserLinAddress: PL0 user top of SSP. Read-write. Reset: 0000_0000_0000_0000h. UserLinAddress[63:32]		
	must be zero in 32-bit mode.		
1:0	Reserved		

#### MSR0000\_06A5 [PL1 Shadow Stack Pointer] (Core::X86::Msr::PL1Ssp)

	• • • • • • • • • • • • • • • • • • • •		
Read-v	Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0_	ee0_core[7:0]_thread[1:0]; MSR0000_06A5		
Bits	Description		
63:2	UserLinAddress: PL1 user top of SSP. Read-write. Reset: 0000_0000_0000_0000h. UserLinAddress[63:32]		
	must be zero in 32-bit mode.		
1:0	Reserved.		

#### MSR0000\_06A6 [PL2 Shadow Stack Pointer] (Core::X86::Msr::PL2Ssp)

Read-	Read-write. Reset: 0000_0000_0000_0000h.	
_lthree0_	hree0_core[7:0]_thread[1:0]; MSR0000_06A6	
Bits	Description	
63:2	UserLinAddress: PL2 user top of SSP. Read-write. Reset: 0000_0000_0000_0000h. UserLinAddress[63:32]	
	must be zero in 32-bit mode.	
1:0	Reserved.	

MSR0000_06A7 [PL3 Shadow Stack Pointer] (Core::X86::Msr::PL3Ssp)		
Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; MSR0000_06A7		
Bits	Description	
63:2	UserLinAddress: PL3 user top of SSP. Read-write. Reset: 0000_0000_0000_0000h. UserLinAddress[63:32]	
	must be zero in 32-bit mode.	
1:0	Reserved.	

# MSR0000\_06A8 [Interrupt SSP Table Address] (Core::X86::Msr::IstSspAddr)

Read-	write. Reset: 0000_0000_0000_0000h.
_lthree0	_core[7:0]_thread[1:0]; MSR0000_06A8
Bits	Description
63:0	IntrLinTableAddress. Read-write. Reset: 0000_0000_0000_0000h. Shadow Stack Pointer interrupt table.

# MSR0000\_0802 [APIC ID] (Core::X86::Msr::APIC\_ID)

_lthree0_core[7:0]_thread[1:0]; MSR0000_0802		
Bits	escription	
63:32	Reserved.	
31:0	ApicId[31:0]: APIC ID[31:0]. Reset: XXXX_XXXXh. Local x2APIC ID register.	
	AccessType: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.	

#### MSR0000\_0803 [APIC Version] (Core::X86::Msr::ApicVersion)

_lthree0_	lthree0_core[7:0]_thread[1:0]; MSR0000_0803		
Bits	Description		
63:32	Reserved.		
31	<b>ExtApicSpace</b> : <b>extended APIC register space present</b> . Reset: 1. 1=Indicates the presence of extended APIC		
	register space starting at Core::X86::Msr::ExtendedApicFeature.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
30:25	Reserved.		
24	<b>DirectedEoiSupport</b> : <b>directed EOI support</b> . Reset: 0. 0=Directed EOI capability not supported. 1=Directed		
	EOI capability supported.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
23:16	3:16 <b>MaxLvtEntry</b> . Reset: XXh. Specifies the number of entries in the local vector table minus one.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		
15:8	Reserved.		
7:0	<b>Version</b> . Reset: 10h. Indicates the version number of this APIC implementation.		
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.		

# MSR0000\_0808 [Task Priority] (Core::X86::Msr::TPR)

_lthree0_core[7:0]_thread[1:0]; MSR0000_0808		
Bits	its Description	
63:8	Reserved.	
7:0	Priority. Reset: 00h. This field is assigned by software to set a threshold priority at which the core is interrupted	
	AccessType: X2APICEN ? Read-write, Volatile : Error-on-read, Error-on-write.	

# MSR0000\_0809 [Arbitration Priority] (Core::X86::Msr::ArbitrationPriority)

Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0809	
Bits	Description	
63:8	Reserved.	

[7]

[8]

[9]

[10]

[11] [12]

[13]

[14] [15] x2APIC[7]

x2APIC[8]

x2APIC[9] x2APIC[10]

x2APIC[11]

x2APIC[12] x2APIC[13]

x2APIC[14]

x2APIC[15]

7	7:0	<b>Priority</b> . Reset: 00h. Indicates the current priority for a pending interrupt, or a task or interrupt being serviced by
		the core. The priority is used to arbitrate between cores to determine which accepts a lowest-priority interrupt
		request.
		AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.

MSR0000\_080A [Processor Priority] (Core::X86::Msr::ProcessorPriority)

Reset: 0000_0000_0000_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_080A	
Bits	Description	
63:8	Reserved.	
7:0	<b>Priority</b> . Reset: 00h. Indicates the core's current priority servicing a task or interrupt, and is used to determine if	
	any pending interrupts should be serviced. It is the higher value of the task priority value and the current highest	
	in-service interrupt.	
	AccessType: X2APICEN ? Read-only,Error-on-write,Volatile : Error-on-read,Error-on-write.	

# MSR0000\_080B [End Of Interrupt] (Core::X86::Msr::EOI)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_080B		
Bits	Description		
63:0	<b>EOI</b> . Reset: 0000_0000_0000_0000h. A write zero to this field indicates the end of interrupt processing the		
	currently in service interrupt.		
	AccessType: X2APICEN? Write-0-only, Error-on-read, Error-on-write-1: Error-on-read, Error-on-write.		

# MSR0000\_080D [Logical Destination Register] (Core::X86::Msr::LDR)

Reset:	eset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_080D			
Bits	Description			
63:32	Reserved.	Reserved.		
31:16	<b>ClusterDestination</b> . Reset: 0000h. Specifies cluster's destination identification.			
	AccessTy	pe: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.		
15:0	:0 <b>LogicalDestination</b> . Reset: 0000h. Specifies one of up to sixteen x2APICs within the cluster specified by			
	ClusterDestination.			
	AccessType: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.			
	ValidValues:			
	Bit	Description		
	[0]	x2APIC[0]		
	[1]	x2APIC[1]		
[2] x2APIC[2]		x2APIC[2]		
	[3]	x2APIC[3]		
	[4]	x2APIC[4]		
	[5]	x2APIC[5]		
	[6]	x2APIC[6]		

MSR0000_080F [Spurious Interrupt Vector] (Core::X86::Msr::SVR)		
_lthree0_core[7:0]_thread[1:0]; MSR0000_080F		
Bits	Description	
63:10	Reserved.	
9	<b>FocusDisable</b> . Reset: 0. 1=Disable focus core checking during lowest-priority arbitrated interrupts.	
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.	
8	<b>APICSWEn</b> : <b>APIC software enable</b> . Reset: 0. All LVT entry mask bits are set and cannot be cleared.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
7:0	<b>Vector</b> . Reset: FFh. The vector that is sent to the core in the event of a spurious interrupt.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

# MSR0000\_081[0...7] [In Service Register] (Core::X86::Msr::ISR)

Reset: 0000_0000_0000_0000h.		
Interrupt In Service status bits[255:0] accessible through 8 ISR registers.		
_lthree0_core[7:0]_thread[1:0]_nISR0_aliasMSR; MSR0000_0810		
_lthree0_core[7:0]_thread[1:0]_nISR1_aliasMSR; MSR0000_0811		
_lthree0_core[7:0]_thread[1:0]_nISR2_aliasMSR; MSR0000_0812		
_lthree0_core[7:0]_thread[1:0]_nISR3_aliasMSR; MSR0000_0813		
_lthree0_core[7:0]_thread[1:0]_nISR4_aliasMSR; MSR0000_0814		
_lthree0_core[7:0]_thread[1:0]_nISR5_aliasMSR; MSR0000_0815		
_lthree0_core[7:0]_thread[1:0]_nISR6_aliasMSR; MSR0000_0816		
_lthree0_core[7:0]_thread[1:0]_nISR7_aliasMSR; MSR0000_0817		
Bits Description		
63:32 Reserved.		
31:0 <b>InServiceBits</b> . Reset: 0000_0000h. These bits are set when the corresponding interrupt is being serviced by the		
core.		
AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.		

#### MSR0000 081[8...F] [Trigger Mode Register] (Core::X86::Msr::TMR)

Montovoo_voi[oi][ingger Mode Register](CoreModMisiiMit)			
Reset: 0000_0000_0000_0000h.			
Trigger Mode status bits[255:0] accessible through 8 TMR registers.			
_tthree0_core[7:0]_thread[1:0]_nTMR0_aliasMSR; MSR0000_0818			
_lthree0_core[7:0]_thread[1:0]_nTMR1_aliasMSR; MSR0000_0819			
_lthree0_core[7:0]_thread[1:0]_nTMR2_aliasMSR; MSR0000_081A			
_lthree0_core[7:0]_thread[1:0]_nTMR3_aliasMSR; MSR0000_081B			
_lthree0_core[7:0]_thread[1:0]_nTMR4_aliasMSR; MSR0000_081C			
_lthree0_core[7:0]_thread[1:0]_nTMR5_aliasMSR; MSR0000_081D			
_lthree0_core[7:0]_thread[1:0]_nTMR6_aliasMSR; MSR0000_081E			
_lthree0_core[7:0]_thread[1:0]_nTMR7_aliasMSR; MSR0000_081F			
Bits Description			

63:32 Reserved.

31:0 **TriggerModeBits**. Reset: 0000\_0000h. The corresponding trigger mode bit is updated when an interrupt is

AccessType: X2APICEN? Read-only, Error-on-write, Volatile: Error-on-read, Error-on-write.

# ValidValues:

varia variaes.		
Bit	Description	
[0]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[1]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[2]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[3]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[4]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[5]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	
[6]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.	

[7]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[8]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[9]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[10]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[11]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[12]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[13]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[14]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[15]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[16]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[17]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[18]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[19]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[20]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[21]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[22]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[23]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[24]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[25]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[26]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[27]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[28]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[29]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[30]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.
[31]	0=Edge-triggered interrupt. 1=Level-triggered interrupt.

# MSR0000\_082[0...7] [Interrupt Request Register] (Core::X86::Msr::IRR)

Reset: 0000_0000_0000_0000h.
Interrupt Request status bits[255:0] accessible through 8 IRR registers.
_lthree0_core[7:0]_thread[1:0]_nIRR0_aliasMSR; MSR0000_0820
_lthree0_core[7:0]_thread[1:0]_nIRR1_aliasMSR; MSR0000_0821
_lthree0_core[7:0]_thread[1:0]_nIRR2_aliasMSR; MSR0000_0822
_lthree0_core[7:0]_thread[1:0]_nIRR3_aliasMSR; MSR0000_0823
_lthree0_core[7:0]_thread[1:0]_nIRR4_aliasMSR; MSR0000_0824
_lthree0_core[7:0]_thread[1:0]_nIRR5_aliasMSR; MSR0000_0825
_lthree0_core[7:0]_thread[1:0]_nIRR6_aliasMSR; MSR0000_0826
_lthree0_core[7:0]_thread[1:0]_nIRR7_aliasMSR; MSR0000_0827
Bits Description
63:32 Reserved.
31:0 <b>RequestBits.</b> Reset: 0000_0000h. The corresponding request bit is set when the an interrupt is accepted by the
x2APIC.
AccessType: X2APICEN ? Read-only, Error-on-write, Volatile : Error-on-read, Error-on-write.

#### MSR0000\_0828 [Error Status Register] (Core::X86::Msr::ESR)

Reset:	Reset: 0000_0000_0000_0000h.	
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0828	
Bits	Description	
63:8	Reserved.	
7	7 <b>IllegalRegAddr: illegal register address</b> . Reset: 0. This bit indicates that an access to a nonexistent register	
	location within this APIC was attempted. Can only be set in xAPIC mode.	
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.	

2h

3h

4h

SMI Reserved.

NMI

6	<b>Record Illegal Vector: received illegal vector.</b> Reset: 0. This bit indicates that this APIC has received a message
	with an illegal vector (00h to 0Fh for fixed and lowest priority interrupts).
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
5	<b>SentIllegalVector</b> . Reset: 0. This bit indicates that this x2APIC attempted to send a message with an illegal
	vector (00h to 0Fh for fixed and lowest priority interrupts).
	AccessType: X2APICEN? Read, Write-0-only, Error-on-write-1, Volatile: Error-on-read, Error-on-write.
4	Reserved.
3	<b>RcvAcceptError</b> : <b>receive accept error</b> . Reset: 0. This bit indicates that a message received by this APIC was not
3	<b>RcvAcceptError</b> : <b>receive accept error</b> . Reset: 0. This bit indicates that a message received by this APIC was not accepted by this or any other x2APIC.
3	
2	accepted by this or any other x2APIC.
	accepted by this or any other x2APIC. AccessType: X2APICEN? Read,Write-0-only,Error-on-write-1,Volatile: Error-on-read,Error-on-write.
	accepted by this or any other x2APIC.  AccessType: X2APICEN ? Read,Write-0-only,Error-on-write-1,Volatile: Error-on-read,Error-on-write.  SendAcceptError. Reset: 0. This bit indicates that a message sent by this APIC was not accepted by any

MSR0000_0830 [Interrupt Command] (Core::X86::Msr::InterruptCommand)
Reset: 0000_0000_0000_0000h.

_lthree0_	_core[7:0]_thr	ead[1:0]; MSR0000_0830
Bits	Descripti	ion
63:32		onField. Reset: 0000_0000h. The destination encoding used when
	Core::X8	6::Msr::InterruptCommand[DestShrthnd] is 00b.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
31:20	Reserved	•
19:18		<b>hnd</b> : <b>destination shorthand</b> . Reset: 0h. Provides a quick way to specify a destination for a message. If ing self or all excluding self is used, then destination mode is ignored and physical is automatically used.
		pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
	ValidVal	*
	Value	Description
	0h	No shorthand (Destination field).
	1h	Self.
	2h	All including self.
	3h	All excluding self. (This sends a message with a destination encoding of all 1s, so if lowest priority is
		used the message could end up being reflected back to this APIC.)
17:16	Reserved	
15	TM: trig	<b>ger mode</b> . Reset: 0. 0=Edge triggered. 1=Level triggered. Indicates how this interrupt is triggered.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
14	Level. Re	eset: 0. 0=Deasserted. 1=Asserted.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
13:12	Reserved	•
11	DM: dest	tination mode. Reset: 0. 0=Physical. 1=Logical.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
10:8	MsgType	e. Reset: 0h. The message types are encoded as follows:
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
	ValidVal	ues:
	Value	Description
	0h	Fixed
	1h	Lowest Priority.

	5h	INIT
	6h	Startup
	7h	External interrupt.
7:0	Vector. R	leset: 00h. The vector that is sent for this interrupt source.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.

MSR0000_0832 [LVT Timer] (Core::X86::Msr::TimerLvtEntry)			
Reset:	Reset: 0000_0000_0001_0000h.		
_lthree0_	_core[7:0]_thread[1:0]; MSR0000_0832		
Bits	Description		
63:18	Reserved.		
17	<b>Mode</b> . Reset: 0. 0=One-shot. 1=Periodic.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		
16	Mask. Reset: 1. 0=Not masked. 1=Masked.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		
15:13	Reserved.		
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been		
	accepted by the core.)		
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.		
11:8	Reserved.		
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		

# MSR0000\_0833 [LVT Thermal Sensor] (Core::X86::Msr::ThermalLvtEntry) Reset: 0000\_0000\_0001\_0000h.

ı	05.17	reserved.
	16	Mask. Reset: 1. 0=Not masked. 1=Masked.
ı		AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.

15:13 Reserved.

Bits Description
63:17 Reserved

**DS**: **interrupt delivery status**. Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been accepted by the core.)

AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.

11 Reserved.

10:8 **MsgType**: message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].

AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.

7:0 **Vector**. Reset: 00h. Interrupt vector number.

AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.

### MSR0000\_0834 [LVT Performance Monitor] (Core::X86::Msr::PerformanceCounterLvtEntry)

Reset: 0000\_0000\_0001\_0000h.

lthree0\_core[7:0]\_thread[1:0]; MSR0000\_0833

Interrupts for this local vector table are caused by overflows of:

- Core::X86::Msr::PERF\_LEGACY\_CTL0..3 (Performance Event Select [3:0]).
- Core::X86::Msr::PERF CTL0..5 (Performance Event Select [5:0]).

\_lthree0\_core[7:0]\_thread[1:0]; MSR0000\_0834

Bits	Description	
63:17	Reserved.	
16	Mask. Reset: 1. 0=Not masked. 1=Masked.	

	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt has not yet been
	accepted by the core.
	AccessType: X2APICEN ? Read-only, Volatile : Error-on-read, Error-on-write.
11	Reserved.
10:8	MsgType: message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.

# MSR0000\_083[5...6] [LVT LINT[1:0]] (Core::X86::Msr::LVTLINT)

,		
Reset:	0000_0000_0001_0000h.	
	_core[7:0]_thread[1:0]_nLVTLINT0_aliasMSR; MSR0000_0835	
_lthree0_	_core[7:0]_thread[1:0]_nLVTLINT1_aliasMSR; MSR0000_0836	
Bits	Description	
63:17	Reserved.	
16	Mask. Reset: 1. 0=Not masked. 1=Masked.	
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.	
15	<b>TM</b> : <b>trigger mode</b> . Reset: 0. 0=Edge. 1=Level.	
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.	
14	<b>RmtIRR</b> . Reset: 0. If trigger mode is level, remote Core::X86::Msr::IRR is set when the interrupt has begun	
	service. Remote Core::X86::Msr::IRR is cleared when the end of interrupt has occurred.	
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.	
13	Reserved.	
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been	
	accepted by the core.)	
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.	
11	Reserved.	
10:8	MsgType: message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

# MSR0000\_0837 [LVT Error] (Core::X86::Msr::ErrorLvtEntry)

Reset: 0000_0000_0001_0000h.	
_lthree0_core[7:0]_thread[1:0]; MSR0000_0837	
Bits	Description
63:17	Reserved.
16	Mask. Reset: 1. 0=Not masked. 1=Masked.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. (Indicates that the interrupt has not yet been
	accepted by the core.)
	AccessType: X2APICEN? Read-only, Volatile: Error-on-read, Error-on-write.
11	Reserved.
10:8	<b>MsgType</b> : <b>message type</b> . Reset: 0h. See 2.1.11.2.1.14 [Generalized Local Vector Table].
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.

MSR	MSR0000_0838 [Timer Initial Count] (Core::X86::Msr::TimerInitialCount)	
Reset: 0000_0000_0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_0838	
Bits	Description	
63:32	Reserved.	
31:0	<b>Count</b> . Reset: 0000_0000h. The value copied into the current count register when the timer is loaded or reloaded.	
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

#### MSR0000\_0839 [Timer Current Count] (Core::X86::Msr::TimerCurrentCount)

Reset: 0000_0000_0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; MSR0000_0839		
Bits	Description	
63:32	Reserved.	
31:0	Count. Reset: 0000_0000h. The current value of the counter.	
	AccessType: X2APICEN? Read,Error-on-write,Volatile: Error-on-read,Error-on-write.	

#### MSR0000\_083E [Timer Divide Configuration] (Core::X86::Msr::TimerDivideConfiguration)

Reset: 0000_0000_0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_083E	
Bits	Descripti	ion
63:4	Reserved	•
3:0	Div[3:0].	Reset: 0h. Div[2] is unused.
	AccessTy	pe: X2APICEN ? Read-write : Error-on-read,Error-on-write.
	ValidValı	ues:
	Value	Description
	0h	Divide by 2.
	1h	Divide by 4.
	2h	Divide by 8.
	3h	Divide by 16.
	7h-4h	Reserved.
	8h	Divide by 32.
	9h	Divide by 64.
	Ah	Divide by 128.
	Bh	Divide by 1.
	Fh-Ch	Reserved.

#### MSR0000\_083F [Self IPI] (Core::X86::Msr::SelfIPI)

Reset: 0000\_0000\_0000\_0000h.

The self IPI register provides a performance optimized path for sending self IPI's. A self IPI is semantically identical to an inter-processor interrupt sent via the ICR, with a Destination Shorthand of Self, Trigger Mode equal to Edge, and a Delivery Mode equal to Fixed.

lthree0\_core[7:0]\_thread[1:0]; MSR0000\_083F

_itili eeo	_itiliceo_core[7.0]_tilicad[1.0], Wi510000_0051	
Bits	Description	
63:8	Reserved.	
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.	
	AccessType: X2APICEN ? Write-only,Error-on-read : Error-on-read,Error-on-write.	

#### MSR0000\_0840 [Extended APIC Feature] (Core::X86::Msr::ExtendedApicFeature)

Bits	Description		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0840		
Reset: 0000_0000_0004_0007h.			

63:24	Reserved.
23:16	<b>ExtLvtCount</b> : <b>extended local vector table count</b> . Reset: 04h. This specifies the number of extended LVT
	registers (Core::X86::Msr::ExtendedInterruptLvtEntries) in the local APIC.
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.
15:3	Reserved.
2	<b>ExtApicIdCap: extended APIC ID capable</b> . Reset: 1. 1=The processor is capable of supporting an 8-bit APIC
	ID, as controlled by Core::X86::Msr::ExtendedApicControl[ExtApicIdEn].
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.
1	<b>SeoiCap</b> : <b>specific end of interrupt capable</b> . Reset: 1. 1=The Core::X86::Msr::SpecificEndOfInterrupt is present.
	AccessType: X2APICEN? Read-only, Error-on-write: Error-on-read, Error-on-write.
0	<b>IerCap: interrupt enable register capable</b> . Reset: 1. This bit indicates that the
	Core::X86::Msr::InterruptEnable0 - 7 are present. See 2.1.11.2.1.8 [Interrupt Masking].
	AccessType: X2APICEN ? Read-only,Error-on-write : Error-on-read,Error-on-write.

# MSR0000\_0841 [Extended APIC Control] (Core::X86::Msr::ExtendedApicControl)

Reset: 0000_0000_0000_0000h.			
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0841		
Bits	Description		
63:3	Reserved.		
2	ExtApicIdEn: extended APIC ID enable. Reset: 0. 1=Enable 8-bit APIC ID;		
	Core::X86::Msr::APIC_ID[ApicId[31:0]] supports an 8-bit value; an interrupt broadcast in physical destination		
	mode requires that the IntDest[7:0]=1111_1111b (instead of xxxx_1111b); a match in physical destination mode		
	occurs when $(IntDest[7:0] == ApicId[7:0])$ instead of $(IntDest[3:0] == ApicId[3:0])$ .		
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.		
1	<b>SeoiEn</b> . Reset: 0. 1=Enable SEOI generation when a write to Core::X86::Msr::SpecificEndOfInterrupt is		
	received.		
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.		
0	IerEn. Reset: 0. 1=Enable writes to the interrupt enable registers.		
	AccessType: X2APICEN ? Read-write : Error-on-read, Error-on-write.		

#### MSR0000\_0842 [Specific End Of Interrupt] (Core::X86::Msr::SpecificEndOfInterrupt)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSR0000_0842		
Bits	Bits Description		
63:8	Reserved.		
7:0	<b>EoiVec</b> : <b>end of interrupt vector</b> . Reset: 00h. A write to this field causes an end of interrupt cycle to be performed		
	for the vector specified in this field. The behavior is undefined if no interrupt is pending for the specified interrupt		
	vector.		
	AccessType: X2APICEN? Read-write: Error-on-read, Error-on-write.		

#### MSR0000\_0848 [Interrupt Enable 0] (Core::X86::Msr::InterruptEnable0)

Reset: 0000_0000_FFFF_FFFFh.	
_lthree0_	_core[7:0]_thread[1:0]_n0_aliasMSR; MSR0000_0848
Bits	Description
63:32	Reserved.
31:16	<b>InterruptEnableBits</b> . Reset: FFFFh. The interrupt enable bits can be used to enable each of the 256 interrupts.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:0	Reserved.

# MSR0000\_084[9...F] [Interrupt Enable 7..1] (Core::X86::Msr::InterruptEnable71)

Reset: 0000_0000_FFFF_FFFFh.	
_lthree0_core[7:0]_thread[1:0]_n1_aliasMSR; MSR0000_0849	
_lthree0_core[7:0]_thread[1:0]_n2_aliasMSR; MSR0000_084A	
_lthree0_core[7:0]_thread[1:0]_n3_aliasMSR; MSR0000_084B	
_lthree0_core[7:0]_thread[1:0]_n4_aliasMSR; MSR0000_084C	
_lthree0_core[7:0]_thread[1:0]_n5_aliasMSR; MSR0000_084D	
_lthree0_core[7:0]_thread[1:0]_n6_aliasMSR; MSR0000_084E	
_lthree0_core[7:0]_thread[1:0]_n7_aliasMSR; MSR0000_084F	
Bits Description	
63:32 Reserved.	
31:0 <b>InterruptEnableBits</b> . Reset: FFFF_FFFFh. The interrupt enable bits can be used to enable each of the 256	
interrupts.	
AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.	

# MSR0000\_085[0...3] [Extended Interrupt Local Vector Table] (Core::X86::Msr::ExtendedInterruptLvtEntries)

MISIKU	000_065[05] [Extended interrupt Local vector fable] (Core::X60::Msr::ExtendedinterruptLvtEntries)
Reset: 0000_0000_0001_0000h.	
_lthree0_	core[7:0]_thread[1:0]_n0_aliasMSR; MSR0000_0850
_lthree0_	_core[7:0]_thread[1:0]_n1_aliasMSR; MSR0000_0851
_lthree0_	_core[7:0]_thread[1:0]_n2_aliasMSR; MSR0000_0852
_lthree0_	_core[7:0]_thread[1:0]_n3_aliasMSR; MSR0000_0853
Bits	Description
63:17	Reserved.
16	Mask. Reset: 1. 0=Not masked. 1=Masked.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
15:13	Reserved.
12	<b>DS</b> : <b>interrupt delivery status</b> . Reset: 0. 0=Idle. 1=Send pending. Indicates that the interrupt has not yet been
	accepted by the core.
	AccessType: X2APICEN? Read-write, Volatile: Error-on-read, Error-on-write.
11	Reserved.
10:8	MsgType: message type. Reset: 0h. See2.1.11.2.1.14 [Generalized Local Vector Table].
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.
7:0	<b>Vector</b> . Reset: 00h. Interrupt vector number.
	AccessType: X2APICEN ? Read-write : Error-on-read,Error-on-write.

#### MSR0000\_0C81 [L3 QoS Configuration] (Core::X86::Msr::L3QosCfg1)

_lthree0;	_lthree0; MSR0000_0C81	
Bits	Description	
63:1	Reserved.	
0	CDP. Read-write. Reset: 0. Code and Data Prioritization Technology enable.	

#### MSR0000\_0C8D [Monitoring Event Select] (Core::X86::Msr::QM\_EVTSEL)

_lthree0;	_lthree0; MSR0000_0C8D	
Bits	Description	
63:40	Reserved.	
39:32	<b>RMID</b> . Read-write. Reset: 00h. Resource Monitoring Identifier.	
31:8	Reserved.	
7:0	<b>EventId</b> . Read-write. Reset: 00h. Monitored Event ID.	

#### MSR0000\_0C8E [QOS L3 Counter] (Core::X86::Msr::QM\_CTR)

Read,Error-on-write. Reset: 0000_0000_0000_0000h.		
_lthree0; MSR0000_0C8E		
Bits Description		

	63	<b>Error</b> . Read,Error-on-write. Reset: 0. Unsupported RMID or event type was written to
		Core::X86::Msr::QM_EVTSEL.
	62	<b>Unavailable</b> . Read, Error-on-write. Reset: 0. Data for this RMID is not available or not monitored for this
		resource or RMID.
Ī	61:0	RmData. Read, Error-on-write. Reset: 0000 0000 0000 0000h. Resource Monitored Data.

#### MSR0000\_0C8F [Resource Association] (Core::X86::Msr::PQR\_ASSOC)

_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_0C8F	
Bits	Description	
63:36	Reserved.	
35:32	<b>CLOS</b> . Read-write. Reset: 0h. Class of Service.	
31:8	Reserved.	
7:0	RMID. Read-write. Reset: 00h. Resource Monitoring Identifier.	

#### MSR0000 0C9[0...F] [L3 QOS Allocation Mask] (Core::X86::Msr::L3QosAllocMask)

Wiskoudo_des[uf] [L5 QO5 Allocation Wask] (CoteAddwistL5QusAllocwidsk)
_lthree0_n0; MSR0000_0C90
_lthree0_n1; MSR0000_0C91
_lthree0_n2; MSR0000_0C92
_lthree0_n3; MSR0000_0C93
_lthree0_n4; MSR0000_0C94
_lthree0_n5; MSR0000_0C95
_lthree0_n6; MSR0000_0C96
_lthree0_n7; MSR0000_0C97
_lthree0_n8; MSR0000_0C98
_lthree0_n9; MSR0000_0C99
_lthree0_n10; MSR0000_0C9A
_lthree0_n11; MSR0000_0C9B
_lthree0_n12; MSR0000_0C9C
_lthree0_n13; MSR0000_0C9D
_lthree0_n14; MSR0000_0C9E
_lthree0_n15; MSR0000_0C9F
Bits Description
63:16 Reserved.
15:0 <b>WayMask</b> . Read-write. Reset: FFFFh. L3 way mask used for allocation control.

#### MSR0000\_0DA0 [Extended Supervisor State] (Core::X86::Msr::XSS)

_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSR0000_0DA0	
Bits	Description	
63:13	Reserved.	
12	CET_S. Read-write. Reset: 0. System Control-flow Enforcement Technology.	
11	CET_U. Read-write. Reset: 0. User Control-flow Enforcement Technology.	
10:0	Reserved.	

#### 2.1.13.2 MSRs - MSRC000\_xxxx

# MSRC000\_0080 [Extended Feature Enable] (Core::X86::Msr::EFER) SKINIT Execution: 0000\_0000\_0000\_0000h. \_lthree0\_core[7:0]\_thread[1:0]; MSRC000\_0080 Bits Description 63:19 Reserved. 18 IntWbinvdEn. Read-write. Reset: 0. Interruptible wbinvd, wbnoinvd enable. 17 MCOMMIT: enable memory commit instruction. Read-write. Reset: 0. 0=The MCOMMIT opcode is treated as an undefined opcode. 1=The MCOMMIT instruction is enabled. Enable MCOMMIT instruction. See

	Core::X86::Cpuid::FeatureExtIdEbx[MCOMMIT].
16	Reserved.
15	<b>TCE</b> : <b>translation cache extension enable</b> . Read-write. Reset: 0. 1=Translation cache extension is enabled. PDC
	entries related to the linear address of the INVLPG instruction are invalidated. If this bit is 0 all PDC entries are
	invalidated by the INVLPG instruction.
14	<b>FFXSE</b> : <b>fast FXSAVE/FRSTOR enable</b> . Read-write. Reset: 0. 1=Enables the fast FXSAVE/FRSTOR
	mechanism. A 64-bit operating system may enable the fast FXSAVE/FRSTOR mechanism if
	(Core::X86::Cpuid::FeatureExtIdEdx[FFXSR] == 1). This bit is set once by the operating system and its value is
	not changed afterwards.
13	<b>LMSLE</b> : <b>long mode segment limit enable</b> . Read-only,Error-on-write-1. Reset: Fixed,0. 1=Enables the long
	mode segment limit check mechanism.
12	<b>SVME</b> : <b>secure virtual machine (SVM) enable</b> . Reset: Fixed,0. 1=SVM features are enabled.
	AccessType: Core::X86::Msr::VM_CR[SvmeDisable] ? Read-only,Error-on-write-1 : Read-write.
11	<b>NXE</b> : <b>no-execute page enable</b> . Read-write. Reset: 0. 1=The no-execute page protection feature is enabled.
10	<b>LMA</b> : <b>long mode active</b> . Read-only. Reset: 0. 1=Indicates that long mode is active. When writing the EFER
	register the value of this bit must be preserved. Software must read the EFER register to determine the value of
	LMA, change any other bits as required and then write the EFER register. An attempt to write a value that differs
	from the state determined by hardware results in a #GP fault.
9	Reserved.
8	<b>LME</b> : <b>long mode enable</b> . Read-write. Reset: 0. 1=Long mode is enabled.
7:1	Reserved.
0	<b>SYSCALL</b> : <b>system call extension enable</b> . Read-write. Reset: 0. 1=SYSCALL and SYSRET instructions are
	enabled. This adds the SYSCALL and SYSRET instructions which can be used in flat addressed operating
	systems as low latency system calls and returns.

#### MSRC000\_0081 [SYSCALL Target Address] (Core::X86::Msr::STAR)

Read-write. Reset: 0000\_0000\_0000\_0000h.

This register holds the target address used by the SYSCALL instruction and the code and stack segment selector bases used by the SYSCALL and SYSRET instructions.

lthree0 core[7:0] thread[1:0]; MSRC000 0081

_lthree0_	_ithree0_core[/:0]_thread[1:0]; MSRC000_0081	
Bits	Description	
63:48	SysRetSel. Read-write. Reset: 0000h. SYSRET CS and SS.	
47:32	SysCallSel. Read-write. Reset: 0000h. SYSCALL CS and SS.	
31:0	Target. Read-write. Reset: 0000_0000h. SYSCALL target address.	

#### MSRC000\_0082 [Long Mode SYSCALL Target Address] (Core::X86::Msr::STAR64)

Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC000_0082		
Bits	Description		
63:0	<b>LSTAR</b> : <b>long mode target address</b> . Read-write. Reset: 0000_0000_0000h. Target address for 64-bit mode		
	calling programs. The address stored in this register must be in canonical form (if not canonical, a #GP fault		
	occurs).		

#### MSRC000\_0083 [Compatibility Mode SYSCALL Target Address] (Core::X86::Msr::STARCOMPAT)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; MSRC000_0083			
Bits	Description		
63:0	CSTAR: compatibility mode target address. Read-write. Reset: 0000_0000_0000_0000h. Target address for		
	compatibility mode. The address stored in this register must be in canonical form (if not canonical, a #GP fault		
	occurs).		

#### MSRC000\_0084 [SYSCALL Flag Mask] (Core::X86::Msr::SYSCALL\_FLAG\_MASK)

_lthree0_core[7:0]_thread[1:0]; MSRC000_0084	
Bits	Description
63:32	Reserved.
31:0	Mask: SYSCALL flag mask. Read-write. Reset: 0000_0000h. This register holds the EFLAGS mask used by the
	SYSCALL instruction. 1=Clear the corresponding EFLAGS bit when executing the SYSCALL instruction.

#### MSRC000\_00E7 [Read-Only Max Performance Frequency Clock Count] (Core::X86::Msr::MPerfReadOnly)

Reset:	Reset: 0000_0000_0000_0000h.			
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSRC000_00E7			
Bits	Description			
63:0	3:0 MPerfReadOnly: read-only maximum core clocks counter. Reset: 0000_0000_0000_0000h. Incremented by			
	hardware at the P0 frequency while the core is in C0. In combination with Core::X86::Msr::APerfReadOnly, this			
	is used to determine the effective frequency of the core. A Read of this MSR in guest mode is affected by			
	Core::X86::Msr::TscRateMsr. This field uses software P-state numbering. See			
	Core::X86::Msr::HWCR[EffFreqCntMwait], 2.1.4 [Effective Frequency]. This register is not affected by writes to			
	Core::X86::Msr::MPERF.			
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock]? Read,Error-on-write,Volatile: Read-			
	write, Volatile.			

#### MSRC000\_00E8 [Read-Only Actual Performance Frequency Clock Count] (Core::X86::Msr::APerfReadOnly)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSRC000_00E8		
Bits	its Description		
63:0	:0 APerfReadOnly: read-only actual core clocks counter. Reset: 0000_0000_0000_0000h. This register		
	increments in proportion to the actual number of core clocks cycles while the core is in C0. See		
	Core::X86::Msr::MPerfReadOnly. This register is not affected by writes to Core::X86::Msr::APERF.		
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock] ? Read,Error-on-write,Volatile : Read-		
	write, Volatile.		

#### MSRC000\_00E9 [Instructions Retired Performance Count] (Core::X86::Msr::IRPerfCount)

Reset:	Reset: 0000_0000_0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC000_00E9		
Bits	Description		
63:48	Reserved.		
	<b>IRPerfCount</b> : <b>instructions retired counter</b> . Reset: 0000_0000_0000h. Dedicated Instructions Retired register		
	increments on once for every instruction retired. See Core::X86::Msr::HWCR[IRPerfEn].		
	AccessType: Core::X86::Msr::HWCR[EffFreqReadOnlyLock]? Read,Error-on-write,Volatile: Read-		
	write,Volatile.		

#### MSRC000\_0100 [FS Base] (Core::X86::Msr::FS\_BASE)

	/		
Read-	Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0	_lthree0_core[7:0]_thread[1:0]; MSRC000_0100		
Bits	Description		
63:0	<b>FSBase</b> : <b>expanded FS segment base</b> . Read-write. Reset: 0000_0000_0000h. This register provides access		
	to the expanded 64-bit FS segment base. The address stored in this register must be in canonical form (if not		
	canonical, a #GP fault fill occurs).		

#### MSRC000\_0101 [GS Base] (Core::X86::Msr::GS\_BASE)

	Read-write. Reset: 0000_0000_0000_0000h.			
ĺ	_lthree0_core[7:0]_thread[1:0]; MSRC000_0101			
	Bits	Description		
	63:0	GSBase: expanded GS segment base. Read-write. Reset: 0000_0000_0000h. This register provides access		
		to the expanded 64-bit GS segment base. The address stored in this register must be in canonical form (if not		

canonical, a #GP fault fill occurs).

#### MSRC000\_0102 [Kernel GS Base] (Core::X86::Msr::KernelGSbase)

Re	Read-write. Reset: 0000_0000_0000_0000h.			
_ltl	_lthree0_core[7:0]_thread[1:0]; MSRC000_0102			
В	its	Description		
63	3:0	<b>KernelGSBase</b> : <b>kernel data structure pointer</b> . Read-write. Reset: 0000_0000_0000_0000h. This register holds		
		the kernel data structure pointer which can be swapped with the GS_BASE register using the SwapGS instruction.		
		The address stored in this register must be in canonical form (if not canonical, a #GP fault occurs).		

#### MSRC000 0103 [Auxiliary Time Stamp Counter] (Core::X86::Msr::TSC AUX)

	= t			
Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0_	_core[7:0]_thread[1:0]; MSRC000_0103			
Bits	Description			
63:32	Reserved.			
31:0	<b>TscAux</b> : <b>auxiliary time stamp counter data</b> . Read-write, Volatile. Reset: 0000_0000h. It is expected that this is			
	initialized by privileged software to a meaningful value, such as a processor ID. This value is returned in the			
	RDTSCP instruction.			

#### MSRC000\_0104 [Time Stamp Counter Ratio] (Core::X86::Msr::TscRateMsr)

Core::X86::Msr::TscRateMsr allows the hypervisor to control the guest's view of the Time Stamp Counter. It provides a multiplier that scales the value returned when Core::X86::Msr::TSC[TSC], Core::X86::Msr::MPERF[MPERF], and Core::X86::Msr::MPerfReadOnly[MPerfReadOnly] are read by a guest running under virtualization. This allows the hypervisor to provide a consistent TSC, MPERF, and MPerfReadOnly rate for a guest process when moving that process between cores that have a differing P0 rate. The TSC Ratio MSR does not affect the value read from the TSC, MPERF, and MPerfReadOnly MSRs when read when in host mode or when virtualization is not being used or when accessed by code executed in system management mode (SMM) unless the SMM code is executed within a guest container. The TSC Ratio value does not affect the rate of the underlying TSC, MPERF, and MPerfReadOnly counters, or the value that gets written to the TSC, MPERF, and MPerfReadOnly MSRs counters on a write by either the host or the guest. The TSC Ratio MSR contains a fixed-point number in 8.32 format, which is 8 bits of integer and 32 bits of fraction. This number is the ratio of the desired P0 frequency to the P0 frequency of the core. The reset value of the TSC Ratio MSR is 1.0, which results in a guest frequency matches the core P0 frequency.

#### MSRC000 020[0...F] [L3 QOS Bandwidth Control] (Core::X86::Msr::L3QosBwControl)

= ; ;;	•	- · ·	•	,
_lthree0_n0; MSRC000_0200				'
_lthree0_n1; MSRC000_0201				
_lthree0_n2; MSRC000_0202				
_lthree0_n3; MSRC000_0203				
_lthree0_n4; MSRC000_0204				
_lthree0_n5; MSRC000_0205				
_lthree0_n6; MSRC000_0206				
_lthree0_n7; MSRC000_0207				
_lthree0_n8; MSRC000_0208				
_lthree0_n9; MSRC000_0209				
_lthree0_n10; MSRC000_020A				
_lthree0_n11; MSRC000_020B				
_lthree0_n12; MSRC000_020C				
_lthree0_n13; MSRC000_020D		<u> </u>		
_lthree0_n14; MSRC000_020E				

_lthree0_	_lthree0_n15; MSRC000_020F		
Bits	Description		
63:12	Reserved.		
11:0	Ceiling. Read-write. Reset: 800h. QOS Bandwidth Control bandwidth ceiling value.		

#### MSRC000\_0410 [MCA Interrupt Configuration] (Core::X86::Msr::McaIntrCfg)

MSRC001\_0000 [Performance Event Select 0] (Core::X86::Msr::PERF\_LEGACY\_CTL0)

Read-v	Read-write. Reset: 0000_0000_0000_0000h.			
MSRC00	MSRC000_0410			
Bits	Description Description			
63:16	6 Reserved.			
15:12	:12 <b>ThresholdLvtOffset</b> . Read-write. Reset: 0h. For error thresholding interrupts, specifies the address of the LVT			
	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see			
	Core::X86::Apic::ExtendedInterruptLvtEntries).			
11:8	Reserved.			
7:4	DeferredLvtOffset. Read-write. Reset: 0h.			
	<b>Description</b> : For deferred error interrupts, specifies the address of the LVT			
	entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see			
	APIC[530:500]).			
3:0	Reserved.			

#### 2.1.13.3 MSRs - MSRC001\_0xxx

Read-write. Reset: 0000 0000 0000 0000h.

cycle is less than CntMask value.

23 **Inv: invert counter mask**. Read-write. Reset: 0. See CntMask.

FFh-

80h

Reserved.

I tcuu i	white: Nesset: 0000_0000_0000ii.				
	he legacy alias of Core::X86::Msr::PERF_CTL0. See Core::X86::Msr::PERF_CTL0.				
_lthree0_	lthree0_core[7:0]_thread[1:0]; MSRC001_0000				
Bits	Descripti	on			
63:42	Reserved.				
41:40	40 HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.				
	ValidValu	ues:			
	Value	Description			
	0h	Count all events, irrespective of guest/host.			
	1h	Count guest events if [SVME] == 1.			
	2h	Count host events if [SVME] == 1.			
	3h	Count all guest and host events if [SVME] == 1.			
39:36	Reserved.				
35:32	EventSelect[11:8]. Read-write. Reset: 0h. Performance event select[11:8].				
31:24	CntMask: counter mask. Read-write. Reset: 00h. Controls the number of events counted per clock cycle.				
	ValidValu	ues:			
Value Description					
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15			
		per cycle.			
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the			

corresponding PERF\_CTR[5:0] register increments by 1, if the number of events occurring in a clock

22	En: enab	En: enable performance counter. Read-write. Reset: 0. 1=Performance event counter is enabled.				
21	Reserved.	Reserved.				
20	Int: enab	Int: enable APIC interrupt. Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to				
	generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter					
	overflows	5.				
19	Reserved.					
18	Edge: edg	ge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode				
	increment	ts the counter when a transition happens on the monitored event. If the event selected is changed without				
	disabling	the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a				
		. To avoid this false edge detection, disable the counter when changing the event and then enable the				
	counter w	rith a second MSR write.				
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.					
	ValidValu	ues:				
	Value	Description				
	0h	Count no events.				
	1h	Count user events (CPL>0).				
	2h Count OS events (CPL=0).					
	3h	Count all events, irrespective of the CPL.				
15:8	UnitMas	k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the				
	event spe	cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise				
	stated, the	e UnitMask values shown may be combined (logically ORed) to select any desired combination of the				
		s for a given event. In some cases, certain combinations can result in misleading counts, or the				
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be					
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.					
7:0		ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],				
	EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the					
	corresponding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor					
	Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.					

MSRC	C <b>001_000</b> 1	l [Performance Event Select 1] (Core::X86::Msr::PERF_LEGACY_CTL1)	
Read-write. Reset: 0000_0000_0000_0000h.			
The legacy alias of Core::X86::Msr::PERF_CTL1. See Core::X86::Msr::PERF_CTL1.			
_lthree0_	_core[7:0]_thr	ead[1:0]; MSRC001_0001	
Bits	Descripti	on	
63:42	Reserved.		
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.		
	ValidValı	ues:	
	Value	Description	
	0h	Count all events, irrespective of guest/host.	
	1h	Count guest events if [SVME] == 1.	
	2h	Count host events if [SVME] == 1.	
	3h	Count all guest and host events if [SVME] == 1.	
39:36	Reserved.		
35:32	<b>EventSelect[11:8]</b> . Read-write. Reset: 0h. Performance event select[11:8].		
31:24	<b>CntMask</b> : <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.		
	ValidValu	ues:	
	Value	Description	
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock	
		cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15	
		per cycle.	

	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1 if the number of events	
		occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the	
		corresponding PERF_CTR[5:0] register increments by 1 if the number of events occurring in a clock	
		cycle is less than CntMask value.	
	FFh-	Reserved.	
	80h		
23	Inv: inve	rt counter mask. Read-write. Reset: 0. See CntMask.	
22	En: enab	<b>le performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.	
21	Reserved.		
20	<b>Int: enable APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter overflows.		
19	Reserved.		
18	Edge: edg	ge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode	
	increment	ts the counter when a transition happens on the monitored event. If the event selected is changed without	
		the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a	
		. To avoid this false edge detection, disable the counter when changing the event and then enable the	
		rith a second MSR write.	
17:16		Iode: OS and user mode. Read-write. Reset: 0h.	
	ValidValues:		
	Value	Description	
	0.1		
	0h	Count no events.	
	Oh 1h	Count no events.  Count user events (CPL>0).	
	1h 2h	Count user events (CPL>0). Count OS events (CPL=0).	
	1h	Count user events (CPL>0).	
15:8	1h 2h 3h	Count user events (CPL>0). Count OS events (CPL=0).	
15:8	1h 2h 3h UnitMasi	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise	
15:8	1h 2h 3h UnitMasl event spectated, the	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise a UnitMask values shown may be combined (logically ORed) to select any desired combination of the	
15:8	1h 2h 3h UnitMas event spectated, the sub-event	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise e UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the	
15:8	1h 2h 3h UnitMasl event spectated, the sub-event UnitMask	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise e UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the c value is an ordinal rather than a bit mask. These situations are described where applicable, or should be	
	1h 2h 3h UnitMasl event spectated, the sub-event UnitMask obvious fi	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise e UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the a value is an ordinal rather than a bit mask. These situations are described where applicable, or should be from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.	
7:0	1h 2h 3h UnitMasl event spectated, the sub-event UnitMask obvious from EventSele	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise e UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the a value is an ordinal rather than a bit mask. These situations are described where applicable, or should be room the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.  ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],	
	1h 2h 3h UnitMasl event spectated, the sub-event UnitMask obvious free EventSele EventSele	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise a UnitMask values shown may be combined (logically ORed) to select any desired combination of the story of a given event. In some cases, certain combinations can result in misleading counts, or the a value is an ordinal rather than a bit mask. These situations are described where applicable, or should be from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.  ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], ect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the	
	1h 2h 3h UnitMasl event spectated, the sub-event UnitMask obvious from EventSele correspondents	Count user events (CPL>0).  Count OS events (CPL=0).  Count all events, irrespective of the CPL.  k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise e UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the a value is an ordinal rather than a bit mask. These situations are described where applicable, or should be room the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.  ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],	

# MSRC001\_0002 [Performance Event Select 2] (Core::X86::Msr::PERF\_LEGACY\_CTL2)

Read-write. Reset: 0000_0000_0000_0000h.			
The le	The legacy alias of Core::X86::Msr::PERF_CTL2. See Core::X86::Msr::PERF_CTL2.		
_lthree0_	_core[7:0]_thre	ead[1:0]; MSRC001_0002	
Bits	Description		
63:42	Reserved.		
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.		
	ValidValues:		
	Value	Description	
	0h	Count all events, irrespective of guest/host.	
	1h	Count guest events if [SVME] == 1.	
	2h	Count host events if [SVME] == 1.	
	3h	Count all guest and host events if [SVME] == 1.	
39:36	Reserved.		

35:32	EventSele	ect[11:8]. Read-write. Reset: 0h. Performance event select[11:8].	
$\overline{}$	CntMask: counter mask. Read-write. Reset: 00h. Controls the number of events counted per clock cycle.		
01.21	ValidValues:		
	Value	Description	
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle.	
		When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.	
	FFh- 80h	Reserved.	
23		rt counter mask. Read-write. Reset: 0. See CntMask.	
22		<b>e performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.	
21	Reserved.		
20		<b>le APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to in interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter.	
19	Reserved.		
18	increment disabling static one.	<b>ge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode s the counter when a transition happens on the monitored event. If the event selected is changed without the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a To avoid this false edge detection, disable the counter when changing the event and then enable the ith a second MSR write.	
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.		
	ValidValues:		
	Value	Description	
	0h	Count no events.	
	1h	Count user events (CPL>0).	
	2h	Count OS events (CPL=0).	
	3h	Count all events, irrespective of the CPL.	
	<b>UnitMask: event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.		
7:0	EventSele correspon	ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], ct[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the ding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor . Some events are Reserved; when a Reserved event is selected, the results are undefined.	

# MSRC001\_0003 [Performance Event Select 3] (Core::X86::Msr::PERF\_LEGACY\_CTL3)

Read-w	l-write. Reset: 0000_0000_0000_0000h.	
The legacy alias of Core::X86::Msr::PERF_CTL3. See Core::X86::Msr::PERF_CTL3.		
_lthree0_c	core[7:0]_thread[1:0]; MSRC001_0003	
Bits 1	Description	
63:42	Reserved.	
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.	
	ValidValues:	

	Value	Description	
	0h	Count all events, irrespective of guest/host.	
	1h	Count guest events if [SVME] == 1.	
	2h	Count host events if [SVME] == 1.	
	3h	Count all guest and host events if [SVME] == 1.	
39.36	Reserved.	Count an guest and nost events it [5 vin2]	
		ect[11:8]. Read-write. Reset: 0h. Performance event select[11:8].	
	4 <b>CntMask</b> : <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.		
31.24	ValidValues:		
	Value	Description	
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock	
	0011	cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle.	
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the	
		corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.	
	FFh- 80h	Reserved.	
23		rt counter mask. Read-write. Reset: 0. See CntMask.	
22		<b>le performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.	
21	Reserved.		
20		<b>le APIC</b> interrupt. Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to in interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter	
19	Reserved.		
18		ge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode	
10		s the counter when a transition happens on the monitored event. If the event selected is changed without	
		the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a	
		To avoid this false edge detection, disable the counter when changing the event and then enable the	
		ith a second MSR write.	
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.		
	ValidValu	ies:	
	Value	Description	
	0h	Count no events.	
	1h	Count user events (CPL>0).	
	2h	Count OS events (CPL=0).	
	3h	Count all events, irrespective of the CPL.	
15:8	UnitMasl	<b>k</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the	
	event spec	cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise	
		UnitMask values shown may be combined (logically ORed) to select any desired combination of the	
		s for a given event. In some cases, certain combinations can result in misleading counts, or the	
		value is an ordinal rather than a bit mask. These situations are described where applicable, or should be	
		rom the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.	
7:0		ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],	
		ect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the	
		ding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor . Some events are Reserved; when a Reserved event is selected, the results are undefined.	
	Counters]	. Joine events are Reserved, when a Reserved event is selected, the results are underlined.	

# MSRC001\_000[4...7] [Performance Event Counter [3:0]] (Core::X86::Msr::PERF\_LEGACY\_CTR)

63:48 Reserved.

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Note: When counting events that capable of counting greater than 15 events per cycle (MergeEvent) the even and the		
corresponding odd PERF_LEGACY_CTR must be paired to appear as a single 64-bit counter. See 2.1.14.2 [Large		
Increment per Cycle Events].		
The legacy alias of Core::X86::Msr::PERF_CTR. See Core::X86::Msr::PERF_CTR.		
_lthree0_core[7:0]_thread[1:0]_n0; MSRC001_0004		
_lthree0_core[7:0]_thread[1:0]_n1; MSRC001_0005		
_lthree0_core[7:0]_thread[1:0]_n2; MSRC001_0006		
_lthree0_core[7:0]_thread[1:0]_n3; MSRC001_0007		
Bits Description		

47:0 **CTR**. Read-write, Volatile. Reset: 0000\_0000\_0000h. Performance counter value.

MSR	C001_0010 [System Configuration] (Core::X86::Msr::SYS_CFG)		
	0000_0000_0000_0000h.		
	nree0_core[7:0]; MSRC001_0010		
	Description		
63:26	Reserved.		
25	VmplEn. Reset: 0. VM permission levels enable.		
	AccessType: Core::X86::Msr::SYS_CFG[SecureNestedPagingEn] ? Read-only : Read-write.		
24	SecureNestedPagingEn. Read,Error-on-write-1. Reset: 0. Enable Secure Nested Paging (SNP).		
23	<b>SMEE</b> : <b>secure memory encryption enable</b> . Read, Write-1-only. Reset: 0. 0=Memory encryption features are		
	disabled. 1=Memory encryption features are enabled. For enabling secure memory encryption see 2.1.3 [Memory		
22	Encryption].		
22	<b>Tom2ForceMemTypeWB: top of memory 2 memory type write back.</b> Read-write. Reset: 0. 1=The default		
	memory type of memory between 4-GB and Core::X86::Msr::TOM2 is write back instead of the memory type defined by Core::X86::Msr::MTRRdefType[MemType]. For this bit to have any effect,		
	Core::X86::Msr::MTRRdefType[MtrrDefTypeEn] must be 1. MTRRs and PAT can be used to override this		
	memory type.		
21	MtrrTom2En: MTRR top of memory 2 enable. Read-write. Reset: 0. 0=Core::X86::Msr::TOM2 is disabled. 1=		
	Core::X86::Msr::TOM2 is enabled.		
20	MtrrVarDramEn: MTRR variable DRAM enable. Read-write. Reset: 0. Init: BIOS,1.		
	0=Core::X86::Msr::TOP_MEM and IORRs are disabled. 1=These registers are enabled.		
19	MtrrFixDramModEn: MTRR fixed RdDram and WrDram modification enable. Read-write. Reset: 0.		
	0=Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] read values is		
	masked 00b; writing does not change the hidden value. 1=Core::X86::Msr::MtrrFix_64K through		
	Core::X86::Msr::MtrrFix_4K_7 [RdDram,WrDram] access type is Read-write. Not shared between threads.		
	Controls access to Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7 [RdDram ,WrDram].		
	This bit should be set to 1 during BIOS initialization of the fixed MTRRs, then cleared to 0 for operation.		
18	MtrrFixDramEn: MTRR fixed RdDram and WrDram attributes enable. Read-write. Reset: 0. Init: BIOS,1.		
	1=Enables the RdDram and WrDram attributes in Core::X86::Msr::MtrrFix_64K through Core::X86::Msr::MtrrFix_4K_7.		
17.0	Reserved.		
17:0	reserveu.		

# MSRC001\_0015 [Hardware Configuration] (Core::X86::Msr::HWCR)

Reset:	Reset: 0000_0000_0100_0010h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_0015		
Bits	Description		
63:34	Reserved.		
33	<b>SmmPgCfgLock</b> . Read-write. Reset: 0. 1=SMM page config locked. Error-on-write-1 if not in SMM mode. RSM		
	unconditionally clears Core::X86::Msr::HWCR[SmmPgCfgLock].		
32:31	Reserved.		

30	IRPerfEn: enable instructions retired counter. Read-write. Reset: 0. 1=Enable Core::X86::Msr::IRPerfCount.		
	Reserved.		
27	<b>EffFreqReadOnlyLock: read-only effective frequency counter lock</b> . Write-1-only. Reset: 0. Init: BIOS,1.		
2/	1=Core::X86::Msr::MPerfReadOnly, Core::X86::Msr::APerfReadOnly and Core::X86::Msr::IRPerfCount are		
	Read-only.		
26	EffFreqCntMwait: effective frequency counting during mwait. Read-write. Reset: 0. 0=The registers do not		
20	increment. 1=The registers increment. Specifies whether Core::X86::Msr::MPERF and Core::X86::Msr::APERF		
	increment while the core is in the monitor event pending state. See 2.1.4 [Effective Frequency].		
25	<b>CpbDis: core performance boost disable.</b> Read-write. Reset: 0. 0=CPB is requested to be enabled. 1=CPB is		
	disabled. Specifies whether core performance boost is requested to be enabled or disabled. If core performance		
	boost is disabled while a core is in a boosted P-state, the core automatically transitions to the highest performance		
	non-boosted P-state.		
24	<b>TscFreqSel</b> : <b>TSC frequency select</b> . Read-only. Reset: 1. 1=The TSC increments at the P0 frequency.		
23:22	Reserved.		
21	LockTscToCurrentP0: lock the TSC to the current P0 frequency. Read-write. Reset: 0. 0=The TSC will count		
	at the P0 frequency. 1=The TSC frequency is locked to the current P0 frequency at the time this bit is set and		
	remains fixed regardless of future changes to the P0 frequency.		
20	<b>IoCfgGpFault</b> : <b>IO-space configuration causes a GP fault</b> . Read-write. Reset: 0. 1=IO-space accesses to		
	configuration space cause a GP fault. The fault is triggered if any part of the IO Read/Rrite address range is		
	between CF8h and CFFh, inclusive. These faults only result from single IO instructions, not to string and REP IO		
	instructions. This fault takes priority over the IO trap mechanism described by		
10	Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.		
19	Reserved.		
18	McStatusWrEn: machine check status write enable. Read-write. Reset: 0. 0=MCA_STATUS registers are		
	Readable; Writing a non-zero pattern to these registers causes a general protection fault. 1=MCA_STATUS registers are Read-write, including Reserved fields; do not cause general protection faults; such Writes update all		
	implemented bits in these registers; All fields of all threshold registers are Read-write when accessed from MSR		
	space, including Locked, except BlkPtr which is always Read-only; McStatusWrEn does not change the access		
	type for the thresholding registers accessed via configuration space.		
	<b>Description</b> : McStatusWrEn can be used to debug machine check exception and interrupt handlers.		
	Independent of the value of this bit, the processor may enforce Write-Ignored behavior on MCA_STATUS		
	registers depending on platform settings.		
	See 3.1 [Machine Check Architecture].		
17	Wrap32Dis: 32-bit address wrap disable. Read-write. Reset: 0. 1=Disable 32-bit address wrapping. Software		
	can use Wrap32Dis to access physical memory above 4 Gbytes without switching into 64-bit mode. To do so,		
	software should Write a greater-than 4-Gbyte address to Core::X86::Msr::FS_BASE and		
	Core::X86::Msr::GS_BASE. Then it would address ±2 Gbytes from one of those bases using normal memory		
	reference instructions with a FS or GS override prefix. However, the INVLPG, FST, and SSE store instructions		
10.15	generate 32-bit addresses in legacy mode, regardless of the state of Wrap32Dis.		
	Reserved.		
14	<b>RsmSpCycDis: RSM special bus cycle disable</b> . Reset: 0. 0=A link special bus cycle, SMIACK, is generated on a resume from SMI.		
12	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.		
13	<b>SmiSpCycDis</b> : <b>SMI special bus cycle disable</b> . Reset: 0. 0=A link special bus cycle, SMIACK, is generated when an SMI interrupt is taken.		
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Read-only : Read-write.		
12:11	Reserved.		
10	MonMwaitUserEn: MONITOR/MWAIT user mode enable. Read-write. Reset: 0. 0=The MONITOR and		
10	MWAIT instructions are supported only in privilege level 0; these instructions in privilege levels 1 to 3 cause a		
	#UD exception. 1=The MONITOR and MWAIT instructions are supported in all privilege levels. The state of this		
	bit is ignored if MonMwaitDis is set.		
	0 /		

9	MonMwaitDis: MONITOR and MWAIT disable. Read-write. Reset: 0. 1=The MONITOR, MWAIT,
	MONITORX, and MWAITX opcodes become invalid. This affects what is reported back through
	Core::X86::Cpuid::FeatureIdEcx[Monitor] and Core::X86::Cpuid::FeatureExtIdEcx[MwaitExtended].
8	<b>IgnneEm</b> : <b>IGNNE port emulation enable</b> . Read-write. Reset: 0. 1=Enable emulation of IGNNE port.
7	AllowFerrOnNe: allow FERR on NE. Read-write. Reset: 0. 0=Disable legacy FERR signaling and generate
	FERR exception directly. 1=Legacy FERR signaling.
6:5	Reserved.
4	INVDWBINVD: INVD to WBINVD conversion. Read-write. Reset: 1. Check: 1. 1=Convert INVD to
	WBINVD.
	<b>Description</b> : This bit is required to be set for normal operation when any of the following are true:
	An L2 is shared by multiple threads.
	An L3 is shared by multiple cores.
	• CC6 is enabled.
	Probe filter is enabled.
3	<b>TlbCacheDis</b> : <b>cacheable memory disable</b> . Read-write. Reset: 0. 1=Disable performance improvement that
	assumes that the PML4, PDP, PDE and PTE entries are in cacheable WB DRAM.
	<b>Description</b> : Operating systems that maintain page tables in any other memory type must set the TlbCacheDis bit
	to insure proper operation.
	TlbCacheDis does not override the memory type specified by the SMM ASeg and TSeg memory regions
	controlled by Core::X86::Msr::SMMAddr Core::X86::Msr::SMMMask.
2:1	Reserved.
0	<b>SmmLock</b> : <b>SMM code lock</b> . Read, Write-1-only. Reset: 0. Init: BIOS,1. 1=SMM code in the ASeg and TSeg
	range and the SMM registers are Read-only and SMI interrupts are not intercepted in SVM. See 2.1.11.1.10
	[Locking SMM].

#### MSRC001\_001[6...8] [IO Range Base] (Core::X86::Msr::IORR\_BASE)

#### Read-write.

Core::X86::Msr::IORR\_BASE and Core::X86::Msr::IORR\_MASK combine to specify the two sets of base and mask pairs for two IORR ranges. A core access, with address CPUAddr, is determined to be within IORR address range if the following equation is true:

CPUAddr[47:12] & PhyMask[47:12] == PhyBase[47:12] & PhyMask[47:12].

BIOS can use the IORRs to create an IO hole within a range of addresses that would normally be mapped to DRAM. It can also use the IORRs to re-assert a DRAM destination for a range of addresses that fall within a bigger IO hole that overlays DRAM.

_lthree0_	_lthree0_core[7:0]_n0; MSRC001_0016		
_lthree0_core[7:0]_n1; MSRC001_0018			
Bits	Description		
63:48	Reserved.		
47:12	<b>PhyBase</b> . Read-write. Reset: X_XXXX_XXXXh. Physical base address for IO range.		
11:5	Reserved.		
4	<b>RdMem</b> : <b>read from memory</b> . Read-write. Reset: X. 0=Read accesses to the range are directed to IO. 1=Read		
	accesses to the range are directed to system memory.		
3	<b>WrMem</b> : <b>write to memory</b> . Read-write. Reset: X. 0=Write accesses to the range are directed to IO. 1=Write		
	accesses to the range are directed to system memory.		
2:0	Reserved.		

#### MSRC001\_001[7...9] [IO Range Mask] (Core::X86::Msr::IORR\_MASK)

Read-write. Reset: 0000_0000_0000_0000h.		
See Core::X86::Msr::IORR_BASE.		
_lthree0_core[7:0]_n0; MSRC001_0017		
_lthree0_core[7:0]_n1; MSRC001_0019		
Bits Description		

63:48	Reserved.		
47:12	<b>PhyMask</b> . Read-write. Reset: 0_0000_0000h. Physical address mask for IO range.		
11	<b>Valid</b> . Read-write. Reset: 0. 1=The pair of registers that specifies an IORR range is valid.		
10:0	Reserved.		

#### MSRC001\_001A [Top Of Memory] (Core::X86::Msr::TOP\_MEM)

Read-	Read-write.	
_lthree0_	_lthree0_core[7:0]; MSRC001_001A	
Bits	Description	
63:48	Reserved.	
47:23	TOM[47:23]: top of memory. Read-write. Reset: XXX_XXXXh. Specifies the address that divides between	
	MMIO and DRAM. This value is normally placed below 4-GB. From TOM to 4-GB is MMIO; below TOM is	
	DRAM. See 2.1.5.3 [System Address Map].	
22:0	Reserved.	

#### MSRC001\_001D [Top Of Memory 2] (Core::X86::Msr::TOM2)

Read-write.		
_lthree0_core[7:0]; MSRC001_001D		
Bits	Description Description	
63:48	Reserved.	
47:23	<b>TOM2[47:23]</b> : <b>second top of memory</b> . Read-write. Reset: XXX_XXXXh. Specifies the address divides between	
	MMIO and DRAM. This value is normally placed above 4-GB. From 4-GB to (TOM2 - 1) is DRAM; TOM2 and	
	above is MMIO. See 2.1.5.3 [System Address Map]. This register is enabled by	
	Core::X86::Msr::SYS_CFG[MtrrTom2En].	
22:0	Reserved.	

#### MSRC001 0022 [Machine Check Exception Redirection] (Core::X86::Msr::McExcepRedir)

Read-write. Reset: 0000 0000 0000 0000h.

This register can be used to redirect machine check exceptions (MCEs) to SMIs or vectored interrupts. If both RedirSmiEn and RedirVecEn are set, then undefined behavior results.

_lthree0_	three0_core[7:0]_thread[1:0]; MSRC001_0022	
Bits	Description	
63:10	Reserved.	
9	<b>RedirSmiEn</b> . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate an SMI-trigger	
	IO cycle via Core::X86::Msr::SmiTrigIoCycle. The status is stored in	
	Core::X86::Smm::LocalSmiStatus[MceRedirSts].	
8	<b>RedirVecEn</b> . Read-write. Reset: 0. 1=Redirect MCEs (that are directed to this core) to generate a vectored	
	interrupt, using the interrupt vector specified in RedirVector.	
7:0	RedirVector. Read-write. Reset: 00h. See RedirVecEn.	

#### MSRC001\_003[0...5] [Processor Name String] (Core::X86::Msr::ProcNameString)

#### Read-write.

These 6 registers hold the CPUID name string in ASCII. The state of these registers are returned by CPUID instructions, Core::X86::Cpuid::ProcNameStr0Eax through Core::X86::Cpuid::ProcNameStr2Edx. BIOS should set these registers to the product name for the processor as provided by AMD. Each register contains a block of 8 ASCII characters; the least byte corresponds to the first ASCII character of the block; the most-significant byte corresponds to the last character of the block. MSRC001\_0030 contains the first block of the name string; MSRC001\_0035 contains the last block of the name string.

0
_tthree0_core[7:0]_thread[1:0]_n0; MSRC001_0030
_lthree0_core[7:0]_thread[1:0]_n1; MSRC001_0031
_lthree0_core[7:0]_thread[1:0]_n2; MSRC001_0032
_tthree0_core[7:0]_thread[1:0]_n3; MSRC001_0033
_tthree0_core[7:0]_thread[1:0]_n4; MSRC001_0034

_lthree0_	_lthree0_core[7:0]_thread[1:0]_n5; MSRC001_0035	
Bits	Description	
63:56	CpuNameString7. Read-write. Reset: XXh. CPUID name string in ASCII.	
55:48	CpuNameString6. Read-write. Reset: XXh. CPUID name string in ASCII.	
47:40	CpuNameString5. Read-write. Reset: XXh. CPUID name string in ASCII.	
39:32	CpuNameString4. Read-write. Reset: XXh. CPUID name string in ASCII.	
31:24	CpuNameString3. Read-write. Reset: XXh. CPUID name string in ASCII.	
23:16	CpuNameString2. Read-write. Reset: XXh. CPUID name string in ASCII.	
15:8	CpuNameString1. Read-write. Reset: XXh. CPUID name string in ASCII.	
7:0	CpuNameString0. Read-write. Reset: XXh. CPUID name string in ASCII.	

#### MSRC001\_005[0...3] [IO Trap] (Core::X86::Msr::SMI\_ON\_IO\_TRAP)

Read-write. Reset: 0000 0000 0000 0000h.

Core::X86::Msr::SMI\_ON\_IO\_TRAP and Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS provide a mechanism for executing the SMI handler if a an access to one of the specified addresses is detected. Access address and access type checking is performed before IO instruction execution. If the access address and access type match one of the specified IO address and access types, then: (1) the IO instruction is not executed; (2) any breakpoint, other than the single-step breakpoint, set on the IO instruction is not taken (the single-step breakpoint is taken after resuming from SMM); and (3) issue the SMI-trigger IO cycle specified by Core::X86::Msr::SmiTrigIoCycle if enabled. The status is stored in Core::X86::Smm::LocalSmiStatus[IoTrapSts].

IO-space configuration accesses are special IO accesses. An IO access is defined as an IO-space configuration access when IO instruction address bits[31:0] are CFCh, CFDh, CFEh, or CFFh when IO-space configuration is enabled (IO::IoCfgAddr[ConfigEn]). The access address for a configuration space access is the current value of IO::IoCfgAddr[BusNo,Device,Function,RegNo]. The access address for an IO access that is not a configuration access is equivalent to the IO instruction address, bits[31:0].

The access address is compared with SmiAddr, and the instruction access type is compared with the enabled access types defined by ConfigSMI, SmiOnRdEn, and SmiOnWrEn. Access address bits[23:0] can be masked with SmiMask. IO and configuration space trapping to SMI applies only to single IO instructions; it does not apply to string and REP IO instructions. The conditional GP fault described by Core::X86::Msr::HWCR[IoCfgGpFault] takes priority over this trap.

lthree0\_core[7:0]\_thread[1:0]\_n0; MSRC001\_0050

lthree0\_core[7:0]\_thread[1:0]\_n1; MSRC001\_0051

lthree0\_core[7:0]\_thread[1:0]\_n2; MSRC001\_0052

lthree0\_core[7:0]\_thread[1:0]\_n3; MSRC001\_0053

#### Bits Description

- 63 **SmiOnRdEn: enable SMI on IO read.** Read-write. Reset: 0. 1=Enables SMI generation on a Read access.
- 62 **SmiOnWrEn**: **enable SMI on IO write**. Read-write. Reset: 0. 1=Enables SMI generation on a Write access.
- **ConfigSmi: configuration space SMI.** Read-write. Reset: 0. 0=IO access (that is not an IO-space configuration access). 1=Configuration access.
- 60:56 Reserved.
- 55:32 **SmiMask[23:0]**. Read-write. Reset: 00\_0000h. 1=Do not mask address bit. 0=Mask address bit. SMI IO trap
- 31:0 **SmiAddr[31:0]**. Read-write. Reset: 0000 0000h. SMI IO trap address.

#### MSRC001\_0054 [IO Trap Control] (Core::X86::Msr::SMI\_ON\_IO\_TRAP\_CTL\_STS)

_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_0054	
Bits	s Description	
63:16	Reserved.	
15	<b>IoTrapEn</b> : <b>IO trap enable</b> . Read-write. Reset: 0. 1=Enable IO and configuration space trapping specified by	
	Core::X86::Msr::SMI_ON_IO_TRAP and Core::X86::Msr::SMI_ON_IO_TRAP_CTL_STS.	
14:8	Reserved.	
7	SmiEn3. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[3] is enabled.	
6	Reserved.	

5	SmiEn2. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[2] is enabled.	
4	Reserved.	
3	SmiEn1. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[1] is enabled.	
2	Reserved.	
1	SmiEn0. Read-write. Reset: 0. 1=The trap Core::X86::Msr::SMI_ON_IO_TRAP_n[0] is enabled.	
0	Reserved.	

#### MSRC001\_0055 [Reserved.] (Core::X86::Msr::IntPend)

Read-only. Reset: Fixed,0000_0000_00000_0000h.		
_lthree0_core[7:0]; MSRC001_0055		
Bits	Description	
63:0	Reserved.	

#### MSRC001\_0056 [SMI Trigger IO Cycle] (Core::X86::Msr::SmiTrigIoCycle)

Read-write. Reset: 0000 0000 0000 0000h.

See 2.1.11.1.3 [SMI Sources And Delivery]. This register specifies an IO cycle that may be generated when a local SMI trigger event occurs. If IoCycleEn is set and there is a local SMI trigger event, then the IO cycle generated is a byte Read or Write, based on IoRd, to address IoPortAddress. If the cycle is a Write, then IoData contains the data written. If the cycle is a Read, the value read is discarded. If IoCycleEn is clear and a local SMI trigger event occurs, then undefined behavior results.

Lithree0\_core[7:0]\_thread[1:0]; MSRC001\_0056BitsDescription63:27Reserved.26IoRd: IO Read. Read-write. Reset: 0. 0=IO Write. 1=IO Read.25IoCycleEn: IO cycle enable. Read-write. Reset: 0. 1=The SMI trigger IO cycle is enabled to be generated.24Reserved.23:16IoData. Read-write. Reset: 00h. See 2.1.11.1.3 [SMI Sources And Delivery].15:0IoPortAddress. Read-write. Reset: 0000h. See 2.1.11.1.3 [SMI Sources And Delivery].

#### MSRC001\_0058 [MMIO Configuration Base Address] (Core::X86::Msr::MmioCfgBaseAddr)

See 2.	See 2.1.6 [Configuration Space] for a description of MMIO configuration space.		
_lthree0	_lthree0_core[7:0]; MSRC001_0058		
Bits	Description		
63:48	Reserved.		
47:20	MmioCfgBaseAddr[47:20]: MMIO configuration base address bits[47:20]. Read-write. Reset:		
	XXX_XXXXh. Specifies the base address of the MMIO configuration range.		
19:6	Reserved.		
5:2	<b>BusRange</b> : <b>bus range identifier</b> . Read-write. Reset: 0h. Specifies the number of buses in the MMIO		
	configuration space range. The size of the MMIO configuration space is 1-MB times the number of buses.		
	ValidValues:		
	Value	Description	
	0h	1	

Value	Description
0h	1
1h	2
2h	4
3h	8
4h	16
5h	32
6h	64
7h	128
8h	256
Fh-9h	Reserved.

1	Reserved.
0	<b>Enable</b> . Read-write. Reset: 0. 1=MMIO configuration space is enabled.

#### MSRC001\_0061 [P-state Current Limit] (Core::X86::Msr::PStateCurLim)

_lthree0	_lthree0_core[7:0]; MSRC001_0061			
Bits	Bits Description			
63:7	Reserved.			
6:4	:4 <b>PstateMaxVal</b> : <b>P-state maximum value</b> . Read, Error-on-write, Volatile. Reset: XXXb. Specifies the lowest-			
	performance non-boosted P-state (highest non-boosted value) allowed. Attempts to change			
	Core::X86::Msr::PStateCtl[PstateCmd] to a lower-performance P-state (higher value) are clipped to the value of			
	this field.			
3	Reserved.			
2:0	CurPstateLimit: current P-state limit. Read, Error-on-write, Volatile. Reset: XXXb. Specifies the highest-			
	performance P-state (lowest value) allowed. CurPstateLimit is always bounded by			
	Core::X86::Msr::PStateCurLim[PstateMaxVal]. Attempts to change the CurPstateLimit to a value greater (lower			
	performance) than Core::X86::Msr::PStateCurLim[PstateMaxVal] leaves CurPstateLimit unchanged.			

#### MSRC001\_0062 [P-state Control] (Core::X86::Msr::PStateCtl)

_lthree0_core[7:0]_thread[1:0]; MSRC001_0062		
Bits Description		
63:3 Reserved.		
2:0	2:0 <b>PstateCmd</b> : <b>P-state change command</b> . Read-write. Reset: XXXb. Cold reset value varies by product; after a	
	warm reset, value initializes to the P-state the core was in prior to the reset. Writes to this field cause the core to	
	change to the indicated non-boosted P-state number, specified by Core::X86::Msr::PStateDef. 0=P0, 1=P1, etc. P-	
	state limits are applied to any P-state requests made through this register. Reads from this field return the last	
	written value, regardless of whether any limits are applied.	

#### MSRC001\_0063 [P-state Status] (Core::X86::Msr::PStateStat)

Read, Error-on-write, Volatile.			
_lthree0_	_lthree0_core[7:0]; MSRC001_0063		
Bits	Description		
63:3	Reserved.		
2:0	<b>CurPstate</b> : <b>current P-state</b> . Read,Error-on-write,Volatile. Reset: XXXb. This field provides the frequency		
	component of the current non-boosted P-state of the core (regardless of the source of the P-state change, including		
	Core::X86::Msr::PStateCtl[PstateCmd]. 0=P0, 1=P1, etc. The value of this field is updated when the COF		
	transitions to a new value associated with a P-state.		

#### MSRC001\_006[4...B] [P-state [7:0]] (Core::X86::Msr::PStateDef)

#### Read-write.

Each of these registers specify the frequency and voltage associated with each of the core P-states.

The CpuVid field in these registers is required to be programmed to the same value in all cores of a processor, but are allowed to be different between processors in a multi-processor system. All other fields in these registers are required to be programmed to the same value in each core of the coherent fabric.

1 0		
_n0; MSRC001_0064		
_n1; MSRC001_0065		
_n2; MSRC001_0066		
_n3; MSRC001_0067		
_n4; MSRC001_0068		
_n5; MSRC001_0069		
_n6; MSRC001_006A		
_n7; MSRC001_006B		
Bits Description		

MSR is valid. The purpose of this register is to indicate if the rest of the P-state information in the register	
	after a reset; it controls no hardware.
CD DD	$\mathbf{p}$

- 62:32 Reserved.
- 31:30 **IddDiv**: **current divisor**. Read-write. Reset: XXb. See IddValue.
- 29:22 **IddValue**: **current value**. Read-write. Reset: XXXXXXXXb. After a reset, IddDiv and IddValue combine to specify the expected maximum current dissipation of a single core that is in the P-state corresponding to the MSR number. These values are intended to be used to create ACPI-defined \_PSS objects. The values are expressed in amps; they are not intended to convey final product power levels; they may not match the power levels specified in the Power and Thermal Datasheets.
- 21:14 **CpuVid[7:0]**: **core VID**. Read-write. Reset: XXXXXXXXb.
- CpuDfsId: core divisor ID. Read-write. Reset: XXXXXXb. Specifies the core frequency divisor; see CpuFid. For values [1Ah:08h], 1/8th integer divide steps supported down to VCO/3.25 (Note, L3/L2 FIFO logic related to 4-cycle data heads-up requires core to be 1/3 of L3 frequency or higher). For values [30h:1Ch], 1/4th integer divide steps supported down to VCO/6 (DID[0] should zero if DID[5:0] > 1Ah). (Note, core and L3 frequencies below 400MHz are not supported by the architecture). Core supports DID up to 30h, but L3 must be 2Ch (VCO/5.5) or less.

#### ValidValues:

Value	Description
00h	Off
07h-01h	Reserved.
08h	VCO/1
09h	VCO/1.125
1Ah-	VCO/ <value 8=""></value>
0Ah	
1Bh	Reserved.
1Ch	VCO/ <value 8=""></value>
1Dh	Reserved.
1Eh	VCO/ <value 8=""></value>
1Fh	Reserved.
20h	VCO/ <value 8=""></value>
21h	Reserved.
22h	VCO/ <value 8=""></value>
23h	Reserved.
24h	VCO/ <value 8=""></value>
25h	Reserved.
26h	VCO/ <value 8=""></value>
27h	Reserved.
28h	VCO/ <value 8=""></value>
29h	Reserved.
2Ah	VCO/ <value 8=""></value>
2Bh	Reserved.
2Ch	VCO/ <value 8=""></value>
3Fh-	Reserved.
2Dh	

7:0 **CpuFid[7:0]**: **core frequency ID**. Read-write. Reset: XXh. Specifies the core frequency multiplier. The core COF is a function of CpuFid and CpuDid, and defined by CoreCOF.

#### ValidValues:

Value	Description		
0Fh-00h	Reserved.		

FFh-	<value>*25</value>	
10h		

#### MSRC001\_0073 [C-state Base Address] (Core::X86::Msr::CStateBaseAddr)

	/	
Read-write. Reset: 0000_0000_0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; MSRC001_0073		
Bits	Bits Description	
63:16	Reserved.	
15:0	CstateAddr: C-state address. Read-write. Reset: 0000h. Specifies the IO addresses trapped by the core for C-	
	state entry requests. A value of 0 in this field specifies that the core does not trap any IO addresses for C-state	
	entry. Writing values greater than FFF8h into this field result in undefined behavior. All other values cause the	
	core to trap IO addresses CstateAddr through CstateAddr + 7.	

#### MSRC001\_0074 [CPU Watchdog Timer] (Core::X86::Msr::CpuWdtCfg)

WISK	2001_0074	[CPO Watchdog Tillier] (Core:::A00:::Msr:::CpuWdtCig)	
Read-	Read-write. Reset: 0000_0000_0280h.		
_lthree0_	_lthree0_core[7:0]; MSRC001_0074		
Bits	Bits Description		
63:10	Reserved		
9:7 <b>CpuWdTmrCfgSeverity</b> . Read-write. Reset: 5h. Specifies the CPU Watch Dog Timer severity.		CmrCfgSeverity. Read-write. Reset: 5h. Specifies the CPU Watch Dog Timer severity.	
	ValidValı	ues:	
	Value	Description	
	4h-0h	Reserved.	
	5h	MCA_EXSC_ERROR_SEVERITY_FATAL	
	7h-6h	Reserved.	
6:3	Reserved		
2:1	<b>CpuWdTmrTimebaseSel: CPU watchdog timer time base</b> . Read-write. Reset: 0h. Specifies the time base for the timeout period specified in CpuWdtCountSel.		
	ValidValues:		
	Value	Description	
	0h	1.31 ms	
	1h	1.28 us	
	3h-2h	Reserved.	
0 <b>CpuWdTmrCfgEn: CPU watchdog timer enable</b> . Read-write. Reset: 0. Init: BIOS,1. 1=The WDT is enable.			

#### MSRC001\_0111 [SMM Base Address] (Core::X86::Msr::SMM\_BASE)

Reset: 0000\_0000\_0003\_0000h.

This holds the base of the SMM memory region. The value of this register is stored in the save state on entry into SMM (see 2.1.11.1.5 [SMM Save State]) and it is restored on returning from SMM. The 16-bit CS (code segment) selector is loaded with SmmBase[19:4] on entering SMM. SmmBase[3:0] is required to be 0. The SMM base address can be changed in two ways:

- The SMM base address, at offset FF00h in the SMM state save area, may be changed by the SMI handler. The RSM instruction updates SmmBase with the new value.
- Normal WRMSR access to this register.

\_lthree0\_core[7:0]\_thread[1:0]; MSRC001\_0111

_inneco_core[7.0]_uneud[1.0], inorcoot_ciii	
Bits	Description
63:32 Reserved.	
31:0 <b>SmmBase</b> . Reset: 0003_0000h. Base address of the SMM memory region.	
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Read-only: Read-write.

#### MSRC001\_0112 [SMM TSeg Base Address] (Core::X86::Msr::SMMAddr)

Configurable. Reset: 0000 0000 0000 0000h.

See 2.1.11.1 [System Management Mode (SMM)] and 2.1.5.3.1 [Memory Access to the Physical Address Space]. See Core::X86::Msr::SMMMask for more information about the ASeg and TSeg address ranges.

Each CPU access, directed at CPUAddr, is determined to be in the TSeg range if the following is true:

CPUAddr[47:17] & TSegMask[47:17] == TSegBase[47:17] & TSegMask[47:17].

For example, if TSeg spans 256 KB and starts at the 1-MB address. The Core::X86::Msr::SMMAddr[TSegBase[47:17]] would be set to 0010\_0000h and the Core::X86::Msr::SMMMask[TSegMask[47:17]] to FFFC\_0000h (with zeros filling in for bits[16:0]). This results in a TSeg range from 0010\_0000 to 0013\_FFFFh.

\_lthree0\_core[7:0]; MSRC001\_0112

_itili cco	Core[7.0], Morecoon_0112		
Bits	Description		
63:48	Reserved.		
47:17	TSegBase[47:17]: TSeg address range base. Configurable. Reset: 0000_0000h. AccessType:		
	(Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.		
16:0	Reserved.		

#### MSRC001\_0113 [SMM TSeg Mask] (Core::X86::Msr::SMMMask)

Configurable. Reset: 0000\_0000\_0000\_0000h.

See 2.1.11.1 [System Management Mode (SMM)].

The ASeg address range is located at a fixed address from A0000h–BFFFFh. The TSeg range is located at a variable base (specified by Core::X86::Msr::SMMAddr[TSegBase[47:17]]) with a variable size (specified by

Core::X86::Msr::SMMMask[TSegMask[47:17]]). These ranges provide a safe location for SMM code and data that is not readily accessible by non-SMM applications. The SMI handler can be located in one of these two ranges, or it can be located outside these ranges. These ranges must never overlap each other.

This register specifies how accesses to the ASeg and TSeg address ranges are controlled as follows:

- If [A,T]Valid == 1, then:
  - If in SMM, then:
    - If [A, T]Close == 0, then the accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram.
    - If [A, T]Close == 1, then instruction accesses are directed to DRAM with memory type as specified in [A, T]MTypeDram and data accesses are directed at MMIO space and with attributes based on [A, T]MTypeIoWc.
  - If not in SMM, then the accesses are directed at MMIO space with attributes based on [A,T]MTypeIoWc.
- See 2.1.5.3.1.1 [Determining Memory Type].

	See 2.118.8.1.1 [Setermining Fremory Type].							
_lthree0_	core[7:0]; MSRC001_0113							
Bits	Descripti	Description						
63:48	Reserved.	Reserved.						
47:17	<b>TSegMas</b>	TSegMask[47:17]: TSeg address range mask. Configurable. Reset: 0000_0000h. See						
	Core::X8	Core::X86::Msr::SMMAddr. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.						
16:15	Reserved.							
14:12	<b>TMTypeDram: TSeg address range memory type.</b> Configurable. Reset: 0h. Specifies the memory type for							
	SMM accesses to the TSeg range that are directed to DRAM. AccessType:							
	(Core::X8	36::Msr::HWCR[SmmLock]) ? Read-only : Read-write.						
	ValidValues:							
	Value Description							
	0h UC or uncacheable.							
	1h WC or write combining.							
	3h-2h							

	4h	WT or write through.					
	5h	WP or write protect.					
	6h WB or write back.						
	7h Reserved.						
11	Reserved						
10:8	AMType	<b>Dram: ASeg Range Memory Type.</b> Configurable. Reset: 0h. Specifies the memory type for SMM					
	accesses t	to the ASeg range that are directed to DRAM. AccessType: (Core::X86::Msr::HWCR[SmmLock])?					
	Read-only: Read-write.						
	ValidValu						
	Value	Description					
	0h	UC or uncacheable.					
	1h	WC or write combining.					
	3h-2h	Reserved.					
	4h	WT or write through.					
	5h	WP or write protect.					
	6h	WB or write back.					
	7h	Reserved.					
7:6	Reserved						
5	TMTypeIoWc: non-SMM TSeg address range memory type. Configurable. Reset: 0. 0=UC (uncacheable).						
	1=WC (write combining). Specifies the attribute of TSeg accesses that are directed to MMIO space. AccessType:						
4	`	36::Msr::HWCR[SmmLock]) ? Read-only : Read-write.					
4	AMTypeIoWc: non-SMM ASeg address range memory type. Configurable. Reset: 0. 0=UC (uncacheable).						
	1=WC (write combining). Specifies the attribute of ASeg accesses that are directed to MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock])? Read-only : Read-write.						
3	TClose: send TSeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct						
	data accesses in the TSeg address range to MMIO space. See AClose. AccessType:						
	(Core::X86::Msr::HWCR[SmmLock])? Read-only: Read-write.						
2	AClose: send ASeg address range data accesses to MMIO. Configurable. Reset: 0. 1=When in SMM, direct						
	data accesses in the ASeg address range to MMIO space. [A,T]Close allows the SMI handler to access the MMIO						
	space located in the same address region as the [A,T]Seg. When the SMI handler is finished accessing the MMIO						
	space, it must clear the bit. Failure to do so before resuming from SMM causes the CPU to erroneously read the						
	save state from MMIO space. AccessType: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.						
1		nable TSeg SMM address range. Configurable. Reset: 0. 1=The TSeg address range SMM enabled.					
		pe: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.					
0		nable ASeg SMM address range. Configurable. Reset: 0. 1=The ASeg address range SMM enabled.					
	Access Ty	pe: (Core::X86::Msr::HWCR[SmmLock]) ? Read-only : Read-write.					

# MSRC001\_0114 [Virtual Machine Control] (Core::X86::Msr::VM\_CR)

Reset:	et: 0000_0000_0000_0000h.		
_lthree0	three0_core[7:0]_thread[1:0]; MSRC001_0114		
Bits	Description		
63:5	Reserved.		
4	<b>SymeDisable</b> : <b>SVME disable</b> . Configurable. Reset: 0. 0=Core::X86::Msr::EFER[SVME] is Read-write.		
	1=Core::X86::Msr::EFER[SVME] is Read-only,Error-on-write-1. See Lock for the access type of this field.		
	Attempting to set this field when (Core::X86::Msr::EFER[SVME] == 1) causes a #GP fault, regardless of the		
	state of Lock. See the docAPM2 section titled "Enabling SVM" for software use of this field.		
3	Lock: SVM lock. Read-only, Volatile. Reset: 0. 0=SvmeDisable is Read-write. 1=SvmeDisable is Read-only. See		
	Core::X86::Msr::SvmLockKey[SvmLockKey] for the condition that causes hardware to clear this field.		
2	Reserved.		
1	<b>InterceptInit</b> : <b>intercept INIT</b> . Read-write, Volatile. Reset: 0. 0=INIT delivered normally. 1=INIT translated into		
	a SX interrupt. This bit controls how INIT is delivered in host mode. This bit is set by hardware when the SKINIT		

	instruction is executed.
0	Reserved.

## MSRC001 0115 [IGNNE] (Core::X86::Msr::IGNNE)

WISIX	ou_ons [route] (corexoomsrroute)				
Reset:	Reset: 0000_0000_0000_0000h.				
_lthree0	_core[7:0]_thread[1:0]; MSRC001_0115				
Bits	Description				
63:1	Reserved.				
0	<b>IGNNE</b> : <b>current IGNNE state</b> . Read-write. Reset: 0. This bit controls the current state of the processor internal				
	IGNNE signal.				

#### MSRC001\_0116 [SMM Control] (Core::X86::Msr::SMM\_CTL)

Reset: 0000 0000 0000 0000h.

The bits in this register are processed in the order of: SmmEnter, SmiCycle, SmmDismiss, RsmCycle and SmmExit. However, only the following combination of bits may be set in a single write (all other combinations result in undefined behavior):

- SmmEnter and SmiCycle.
- SmmEnter and SmmDismiss.
- SmmEnter, SmiCycle and SmmDismiss.
- SmmExit and RsmCycle.

Software is responsible for ensuring that SmmEnter and SmmExit operations are properly matched and are not nested.

_lthree0	lthree0_core[7:0]_thread[1:0]; MSRC001_0116					
Bits	Description					
63:5	Reserved.					
4	RsmCycle: send RSM special cycle. Reset: 0. 1=Send a RSM special cycle.					
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.					
3	SmmExit: exit SMM. Reset: 0. 1=Exit SMM.					
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.					
2	SmiCycle: send SMI special cycle. Reset: 0. 1=Send a SMI special cycle.					
	AccessType: Core::X86::Msr::HWCR[SmmLock] ? Error-on-read,Error-on-write : Write-only,Error-on-read.					
1	SmmEnter: enter SMM. Reset: 0. 1=Enter SMM.					
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.					
0	SmmDismiss: clear SMI. Reset: 0. 1=Clear the SMI pending flag.					
	AccessType: Core::X86::Msr::HWCR[SmmLock]? Error-on-read, Error-on-write: Write-only, Error-on-read.					

#### MSRC001\_0117 [Virtual Machine Host Save Physical Address] (Core::X86::Msr::VM\_HSAVE\_PA)

Reset:	: 0000_0000_0000_0000h.			
_lthree0_	0_core[7:0]_thread[1:0]; MSRC001_0117			
Bits	Description			
63:48	Reserved.			
47:12	12 VM_HSAVE_PA: physical address of host save area. Read-write. Reset: 0_0000_0000h. This register contains			
	the physical address of a 4-KB region where VMRUN saves host state and where vm-exit restores host state from.			
	Writing this register causes a #GP if (FFFF_FFFF_Fh >= VM_HSAVE_PA >= FFFD_0000_0h) or if either the			
	TSEG or ASEG regions overlap with the range defined by this register.			
11:0	Reserved.			

#### MSRC001\_0118 [SVM Lock Key] (Core::X86::Msr::SvmLockKey)

Re	Read-write. Reset: Fixed,0000_0000_0000_0000h.			
_ltl	hree0_	e0_core[7:0]_thread[1:0]; MSRC001_0118		
В	its	Description		
6	3:0	SvmLockKey: SVM lock key. Read-write. Reset: Fixed,0000_0000_0000h. Writes to this register when		
		(Core::X86::Msr::VM_CR[Lock] == 0) modify SvmLockKey. If ((Core::X86::Msr::VM_CR[Lock] == 1) &&		

(SvmLockKey!=0) && (The write value == The value stored in SvmLockKey)) for a write to this register then hardware updates Core::X86::Msr::VM\_CR[Lock] = 0.

#### MSRC001\_011A [Local SMI Status] (Core::X86::Msr::LocalSmiStatus)

Read-write. Reset: 0000\_0000\_0000\_0000h.

This register returns the same information that is returned in Core::X86::Smm::LocalSmiStatus portion of the SMM save state. The information in this register is only updated when Core::X86::Msr::SMM\_CTL[SmmDismiss] is set by software.

lthroof	coro[7:0]	thread[1:0]:	MCDC001	Λ11 Λ
mmeeo	COREL/:UL	Timeadi Euri	WISK COUL	ULLA

_itili cco	core[7.0]_uneud[1.0], Morecoot_01171	
Bits	Description	
63:32	Reserved.	
31:0	LocalSmiStatus. Read-write. Reset: 0000_0000h. See Core::X86::Smm::LocalSmiStatus.	

#### MSRC001\_011B [AVIC Doorbell] (Core::X86::Msr::AvicDoorbell)

T.7 1. 1 T	ъ.	$\alpha \alpha \alpha \alpha$	$\alpha \alpha \alpha \alpha$	$\alpha \alpha \alpha \alpha$	00001
Write-only, Error-on-read.	Reset	()()()()	()()()()	(1(1(1(1))	OOOO

The ApicId is a physical APIC ID; not valid for logical APIC ID.

Enable: (Core::X86::Cpuid::SvmRevFeatIdEdx[AVIC] == 1).

lthree0\_core[7:0]\_thread[1:0]; MSRC001\_011B

_idificeo_	meeo_core[7.0]_mread[1.0], morecoor_orib		
Bits	Description		
63:32	Reserved.		
31:0	ApicId: APIC ID [31:0]. Write-only, Error-on-read. Reset: 0000_0000h. The value written must be a valid		
	physical APID_ID.		

#### MSRC001\_011E [VM Page Flush] (Core::X86::Msr::VMPAGE\_FLUSH)

Write-only, Error-on-read.

Writes to this MSR causes 4 KBs of encrypted, guest-tagged data to be flushed from caches if present. This MSR is Write-only, and can only be written from ASID == 0 code and only if Core::X86::Msr::SYS CFG[SMEE] == 1.

lthree0\_core[7:0]\_thread[1:0]; MSRC001\_011E

D:4-	Deservination
BITS	Description

- **GuestPhysicalAddr**. Write-only,Error-on-read. Reset: X\_XXXX\_XXXX\_XXXXh. Guest physical address of page to flush.
- 11:0 **ASID**. Write-only,Error-on-read. Reset: XXXh. ASID to use for flush. This value must be within the legal ASID range indicated by CPUID\_Fn8000001F\_ECX (Core::X86::Cpuid::SecureEncryptionEcx), and cannot be zero.

#### MSRC001 0130 [Guest Host Communication Block] (Core::X86::Msr::GHCB)

Read-write. Reset: 0000 0000 0000 0000h.

If Core::X86::Msr::GHCB is accessed in hypervisor mode, #GP is generated.

\_lthree0\_core[7:0]\_thread[1:0]; MSRC001\_0130

#### Bits Description

63:0 **GHCBPA**. Read-write. Reset: 0000 0000 0000 0000h. Guest physical address of GHCB.

#### MSRC001\_0131 [SEV Status] (Core::X86::Msr::SEV\_Status)

Read,I	Read,Error-on-write. Reset: 0000_0000_00000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_0131		
Bits	Bits Description		
63:10	Reserved.		
9	<b>SNPBTBIsolation</b> . Read, Error-on-write. Reset: 0. 1=BTB predictor isolation is enabled for this guest.		
8	Reserved.		

- **DebugSwapSupport**. Read,Error-on-write. Reset: 0. 1=Extra debug registers are swapped for this guest.
- AlternateInjection. Read,Error-on-write. Reset: 0. 1=Alternate Injection feature is enabled for this guest (encrypted VMSA fields used to provide injection information).
- **RestrictInjection**. Read, Error-on-write. Reset: 0. 1=Restrict Injection feature is enabled for this guest (only #HV

80h

	can be injected).		
4	<b>ReflectVC</b> . Read,Error-on-write. Reset: 0. 1=#VC exceptions are turned into an AE VMEXIT for this guest.		
3	3 <b>VirtualTOM</b> . Read,Error-on-write. Reset: 0. 1=Virtual TOM feature is enabled for this guest.		
2	SNPActive. Read, Error-on-write. Reset: 0. 1=Secure Nested Paging is active for this guest.		
1	<b>SevEsEnabled</b> . Read,Error-on-write. Reset: 0. 1=The guest was launched with the Sev-ES feature enabled in VMCB offset 90h.		
0	<b>SevEnabled</b> . Read,Error-on-write. Reset: 0. 1=The guest was launched with SEV feature enabled in VMCB		
	offset 90h.		

# MSRC001\_0140 [OS Visible Work-around Length] (Core::X86::Msr::OSVW\_ID\_Length)

Read-write. Reset: 0000_0000_0000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_0140		
Bits	Description		
63:16	6 Reserved.		
15:0	<b>OSVWIdLength</b> : <b>OS visible work-around ID length</b> . Read-write. Reset: 0000h. See the Revision Guide for the		
	definition of this field; see 1.2 [Reference Documents].		

# MSRC001\_0141 [OS Visible Work-around Status] (Core::X86::Msr::OSVW\_Status)

Read-write. Reset: 0000_0000_00000_0000h.			
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_0141		
Bits	Description Description		
63:0	3:0 OsvwStatusBits: OS visible work-around status bits. Read-write. Reset: 0000_0000_0000_0000h. See the		
	Revision Guide for the definition of this field; see 1.2 [Reference Documents].		

MSRC	MSRC001_0200 [Performance Event Select 0] (Core::X86::Msr::PERF_CTL0)			
Read-v	Read-write. Reset: 0000_0000_0000_0000h.			
	See 2.1.14 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL0 is an alias of this register.			
		ead[1:0]; MSRC001_0200		
Bits	Descripti	on		
63:42	Reserved.			
41:40	HostGues	stOnly: count only host/guest events. Read-write. Reset: 0h.		
	<b>ValidValu</b>	nes:		
	Value	Description		
	0h	Count all events, irrespective of guest/host.		
	1h	Count guest events if [SVME] == 1.		
	2h	Count host events if [SVME] == 1.		
	3h	Count all guest and host events if [SVME] == 1.		
39:36 Reserved.				
35:32	5:32 <b>EventSelect[11:8]</b> . Read-write. Reset: 0h. Performance event select[11:8].			
31:24	<b>CntMask</b> : <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.			
ValidValues:		ies:		
	Value	Description		
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock		
		cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15		
		per cycle.		
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events		
		occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the		
		corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock		
		cycle is less than CntMask value.		
	FFh-	Reserved.		

23	Inv: invert counter mask. Read-write. Reset: 0. See CntMask.		
22	<b>En: enable performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.		
21	1 Reserved.		
		<b>le APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter s.	
19	Reserved		
18	Edge: edge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode increments the counter when a transition happens on the monitored event. If the event selected is changed witho disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a static one. To avoid this false edge detection, disable the counter when changing the event and then enable the counter with a second MSR write.		
17:16	OsUserM	Iode: OS and user mode. Read-write. Reset: 0h.	
	ValidValu	les:	
	Value	Description	
	0h	Count no events.	
	1h	Count user events (CPL>0).	
	2h	Count OS events (CPL=0).	
	3h	Count all events, irrespective of the CPL.	
15:8	event spe stated, the sub-event UnitMask	k: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise a UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the a value is an ordinal rather than a bit mask. These situations are described where applicable, or should be from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.	
7:0	EventSelect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.		

#### MSRC001\_020[1...B] [Performance Event Counter [5:0]] (Core::X86::Msr::PERF\_CTR)

Note: When counting events that capable of counting greater than 15 events per cycle (MergeEvent) the even and the corresponding odd PERF\_CTR must be paired to appear as a single 64-bit counter. See 2.1.14.2 [Large Increment per Cycle Events].

See Core::X86::Msr::PERF\_CTL0..5. Core::X86::Msr::PERF\_LEGACY\_CTR is an alias of MSRC001\_020[7,5,3,1]. Also can be Read via x86 instructions RDPMC ECX = [05:00].

Also can be Read via x86 instructions RDPMC ECX = [05:00].			
_lthree0_core[7:0]_thread[1:0]_n0; MSRC001_0201			
_lthree0_core[7:0]_thread[1:0]_n1; MSRC001_0203			
_lthree0_core[7:0]_thread[1:0]_n2; MSRC001_0205			
_lthree0_core[7:0]_thread[1:0]_n3; MSRC001_0207			
_lthree0_core[7:0]_thread[1:0]_n4; MSRC001_0209			
_lthree0_core[7:0]_thread[1:0]_n5; MSRC001_020B			
Bits Description			
63:48 Reserved.			
47:0 <b>CTR</b> . Read-write, Volatile. Reset: 0000_0000_0000h. Performance counter value.			

#### MSRC001 0202 [Performance Event Select 1] (Core. X86: Msr. PERE CTI 1)

MSRC001_0202 [Performance Event Select 1] (Core::X80::MSF::PERF_C1L1)			
Read-write. Reset: 0000_0000_0000_0000h.			
See 2.1.14 [Performance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL1 is an alias of this register.			
_lthree0_core[7:0]_thread[1:0]; MSRC001_0202			
Bits Description			
63:42 Reserved.			

41.40	HostGue	stOnly: count only host/guest events. Read-write. Reset: 0h.			
71,40	ValidValı	, , ,			
	Value	Description			
	0h	Count all events, irrespective of guest/host.			
	1h	Count guest events if [SVME] == 1.			
	2h	Count host events if [SVME] == 1.			
20.20	3h	Count all guest and host events if [SVME] == 1.			
	Reserved.				
31:24	1 5				
	ValidValu				
	Value	Description			
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle.			
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.			
	FFh- 80h	Reserved.			
23	Inv: inve	rt counter mask. Read-write. Reset: 0. See CntMask.			
22	En: enab	le performance counter. Read-write. Reset: 0. 1=Performance event counter is enabled.			
21	Reserved.	- <del>-</del>			
20		<b>le APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter s.			
19	Reserved.				
18	<b>Edge: edge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode				
	increments the counter when a transition happens on the monitored event. If the event selected is changed without disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a static one. To avoid this false edge detection, disable the counter when changing the event and then enable the counter with a second MSR write.				
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.				
	ValidValu	ies:			
	Value	Description			
	0h	Count no events.			
	1h	Count user events (CPL>0).			
	2h	Count OS events (CPL=0).			
	3h	Count all events, irrespective of the CPL.			
15:8	UnitMask: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the				
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise				
		e UnitMask values shown may be combined (logically ORed) to select any desired combination of the			
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the				
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be				
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.				
7:0	EventSelect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.				

MSRC	C <b>001_020</b> 4	I [Performance Event Select 2] (Core::X86::Msr::PERF_CTL2)		
		et: 0000_0000_0000_0000h.		
		ormance Monitor Counters]. Core::X86::Msr::PERF_LEGACY_CTL2 is an alias of this register.		
	20_core[7:0]_thread[1:0]; MSRC001_0204			
Bits	Description			
63:42	Reserved.			
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.			
	ValidValues:			
	Value	Description		
	0h	Count all events, irrespective of guest/host.		
	1h	Count guest events if [SVME] == 1.		
	2h	Count host events if [SVME] == 1.		
	3h	Count all guest and host events if [SVME] == 1.		
39:36	Reserved.			
35:32	EventSelo	ect[11:8]. Read-write. Reset: 0h. Performance event select[11:8].		
		: <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle.		
	ValidValı	* · · ·		
	Value	Description		
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle.		
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.		
	FFh- 80h	Reserved.		
23	Inv: inve	rt counter mask. Read-write. Reset: 0. See CntMask.		
22	En: enabl	le performance counter. Read-write. Reset: 0. 1=Performance event counter is enabled.		
21	Reserved.			
20	Int: enab	<b>le APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to		
	generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter overflows.			
19	Reserved.			
18	increment disabling static one.	<b>ge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode is the counter when a transition happens on the monitored event. If the event selected is changed without the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a . To avoid this false edge detection, disable the counter when changing the event and then enable the ith a second MSR write.		
17:16	OsUserM	Iode: OS and user mode. Read-write. Reset: 0h.		
	ValidValu	ies:		
	Value	Description		
	0h	Count no events.		
	1h	Count user events (CPL>0).		
	2h	Count OS events (CPL=0).		
	3h	Count all events, irrespective of the CPL.		
15:8		k: <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the		
15.0	event spec stated, the	cified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise UnitMask values shown may be combined (logically ORed) to select any desired combination of the s for a given event. In some cases, certain combinations can result in misleading counts, or the		

UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.

7:0 **EventSelect[7:0]: event select.** Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF\_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.

#### MSRC001\_0206 [Performance Event Select 3] (Core::X86::Msr::PERF\_CTL3) Read-write. Reset: 0000 0000 0000 0000h. See 2.1.14 [Performance Monitor Counters]. Core::X86::Msr::PERF LEGACY CTL3 is an alias of this register. lthree0\_core[7:0]\_thread[1:0]; MSRC001\_0206 Bits Description 63:42 Reserved. 41:40 **HostGuestOnly: count only host/guest events.** Read-write. Reset: 0h. ValidValues: Value Description 0h Count all events, irrespective of guest/host. 1h Count guest events if [SVME] == 1. 2h Count host events if [SVME] == 1. 3h Count all guest and host events if [SVME] == 1. 39:36 Reserved. 35:32 **EventSelect[11:8]**. Read-write. Reset: 0h. Performance event select[11:8]. **CntMask**: **counter mask**. Read-write. Reset: 00h. Controls the number of events counted per clock cycle. 31:24 ValidValues: Value **Description** 00h The corresponding PERF\_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle. 7Fh-01h When Inv == 0, the corresponding PERF\_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value. FFh-Reserved. 80h Inv: invert counter mask. Read-write. Reset: 0. See CntMask. 23 En: enable performance counter. Read-write. Reset: 0. 1=Performance event counter is enabled. 22 21 Reserved. Int: enable APIC interrupt. Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to 20 generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter overflows. 19 Reserved. Edge: edge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode increments the counter when a transition happens on the monitored event. If the event selected is changed without disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a static one. To avoid this false edge detection, disable the counter when changing the event and then enable the counter with a second MSR write. 17:16 **OsUserMode: OS and user mode**. Read-write. Reset: 0h. ValidValues: Value Description 0h Count no events.

	1h	Count user events (CPL>0).			
	2h	Count OS events (CPL=0).			
	3h	Count all events, irrespective of the CPL.			
15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the				
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise				
	stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the				
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the				
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be				
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.				
7:0	<b>EventSelect[7:0]</b> : <b>event select</b> . Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],				
	EventSele	ect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the			
	correspon	ding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor			
	Counters]	. Some events are Reserved; when a Reserved event is selected, the results are undefined.			

#### MSRC001\_0208 [Performance Event Select 4] (Core::X86::Msr::PERF\_CTL4) Read-write. Reset: 0000 0000 0000 0000h. See 2.1.14 [Performance Monitor Counters]. lthree0\_core[7:0]\_thread[1:0]; MSRC001\_0208 Bits Description 63:42 Reserved. 41:40 **HostGuestOnly: count only host/guest events.** Read-write. Reset: 0h. ValidValues: Value Description 0h Count all events, irrespective of guest/host. Count guest events if [SVME] == 1. 1h 2h Count host events if [SVME] == 1. 3h Count all guest and host events if [SVME] == 1. 39:36 Reserved. 35:32 **EventSelect[11:8]**. Read-write. Reset: 0h. Performance event select[11:8]. 31:24 CntMask: counter mask. Read-write. Reset: 00h. Controls the number of events counted per clock cycle. ValidValues: Value Description 00h The corresponding PERF\_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle. 7Fh-01h When Inv == 0, the corresponding PERF CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF\_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value. FFh-Reserved. 80h 23 **Inv:** invert counter mask. Read-write. Reset: 0. See CntMask. **En: enable performance counter**. Read-write. Reset: 0. 1=Performance event counter is enabled. 22 21 Reserved. 20 Int: enable APIC interrupt. Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter overflows. 19 Reserved. Edge: edge detect. Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode 18 increments the counter when a transition happens on the monitored event. If the event selected is changed without

7:0

	disabling the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a static one. To avoid this false edge detection, disable the counter when changing the event and then enable the counter with a second MSR write.				
17:16	OsUserMode: OS and user mode. Read-write. Reset: 0h.				
	ValidValues:				
	Value	Description			
	0h	Count no events.			
	1h	Count user events (CPL>0).			
	2h	Count OS events (CPL=0).			
	3h	Count all events, irrespective of the CPL.			
15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the				

**EventSelect[7:0]: event select**. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8], EventSelect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the corresponding PERF\_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor

UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.

	Counters]. Some events are Reserved; when a Reserved event is selected, the results are undefined.					
MSRC001_020A [Performance Event Select 5] (Core::X86::Msr::PERF_CTL5)						
Read-write. Reset: 0000_0000_0000_0000h.						
See 2.1.14 [Performance Monitor Counters].						
	lthree0_core[7:0]_thread[1:0]; MSRC001_020A					
	Description					
_	Reserved.					
41:40	HostGuestOnly: count only host/guest events. Read-write. Reset: 0h.					
	ValidValues:					
		Description				
	0h	Count all events, irrespective of guest/host.				
	1h	Count guest events if [SVME] == 1.				
	2h	Count host events if [SVME] == 1.				
	3h	Count all guest and host events if [SVME] == 1.				
39:36	Reserved.					
35:32	EventSelect[11:8]. Read-write. Reset: 0h. Performance event select[11:8].					
31:24	31:24 <b>CntMask</b> : <b>counter mask</b> . Read-write. Reset: 00h. Controls the number of events counted per clock cycle. <b>ValidValues</b> :					
	Value	Description				
	00h	The corresponding PERF_CTR[5:0] register increments by the number of events occurring in a clock cycle. See 2.1.14.2 [Large Increment per Cycle Events] for events that can increment greater than 15 per cycle.				
	7Fh-01h	When Inv == 0, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is greater than or equal to the CntMask value. When Inv == 1, the corresponding PERF_CTR[5:0] register increments by 1, if the number of events occurring in a clock cycle is less than CntMask value.				
	FFh- 80h	Reserved.				
23	Inv: invert counter mask. Read-write. Reset: 0. See CntMask.					

22 **En: enable performance counter**. Read-write. Reset: 0. 1=Performance event counter is enabled.

21	Reserved.							
20	<b>Int</b> : <b>enable APIC interrupt</b> . Read-write. Reset: 0. 1=APIC performance counter LVT interrupt is enabled to							
	generate an interrupt via Core::X86::Apic::PerformanceCounterLvtEntry when the performance counter							
	overflows	··						
19	Reserved.							
18	<b>Edge: edge detect.</b> Read-write. Reset: 0. 0=Level detect. 1=Zero-to-one Edge detect. The edge count mode							
		ts the counter when a transition happens on the monitored event. If the event selected is changed without						
		the counter, an extra edge is falsely detected when the first event is a static 0 and the second event is a						
		. To avoid this false edge detection, disable the counter when changing the event and then enable the						
		rith a second MSR write.						
17:16		Iode: OS and user mode. Read-write. Reset: 0h.						
	ValidValu							
	Value	Description						
	0h Count no events.							
	1h	1h Count user events (CPL>0).						
	2h	2h Count OS events (CPL=0).						
	3h Count all events, irrespective of the CPL.							
15:8	UnitMask: event qualification. Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the							
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise							
	stated, the UnitMask values shown may be combined (logically ORed) to select any desired combination of the							
	sub-events for a given event. In some cases, certain combinations can result in misleading counts, or the							
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be							
	obvious from the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.							
7:0		ect[7:0]: event select. Read-write. Reset: 00h. EventSelect[11:0] = {EventSelect[11:8],						
		ect[7:0]}. EventSelect specifies the event or event duration in a processor unit to be counted by the						
		ding PERF_CTR[5:0] register. The events are specified in 2.1.14.3 [Core Performance Monitor						
	Counters]	. Some events are Reserved; when a Reserved event is selected, the results are undefined.						

# MSRC001 023[0...A] [L3 Performance Event Select [5:0]] (Core::X86::Msr::ChL3PmcCfg)

MSRC001_023[0A] [L3 Performance Event Select [5:0]] (Core::X86::Msr::ChL3PmcCfg)					
d-write. Reset: 0000_0000_0000_0000h.					
2.1.14.4 [L3 Cache Performance Monitor Counters]					
e0_n0; MSRC001_0230					
_lthree0_n1; MSRC001_0232					
_lthree0_n2; MSRC001_0234					
lthree0_n3; MSRC001_0236					
_lthree0_n4; MSRC001_0238					
_lthree0_n5; MSRC001_023A					
Bits Description					
63:60 Reserved.					
59:56 <b>ThreadMask</b> . Read-write. Reset: 0h. Controls which of the 2 threads in the selected core are being counted. In					
non-SMT mode, thread[0] must be selected. One or more threads must be selected unless otherwise specified by					
the specific L3PMC event.					
ValidValues:					
Bit Description					
[0] Thread[0].					
[1] Thread[1].					
[3:2] Reserved.					
55:51 Reserved.					
50:48 <b>SliceId.</b> Read-write. Reset: 0h. Controls the L3 slice for which events are counted. Unless otherwise noted by the					
specific L3PMC event, use Core::X86::Msr::ChL3PmcCfg[SliceId] to select an individual slice or					
Core::X86::Msr::ChL3PmcCfg[EnAllSlices] to select all slices.					
Ç					
ValidValues:					

	Value	Description				
	7h-0h	<value> Slice.</value>				
47	<b>EnAllCores</b> . Read-write. Reset: 0. 1=Enable counting L3 events for all cores simultaneously.					
46	EnAllSlic	ces. Read-write. Reset: 0. 1=Enable counting L3 events for all 8 L3 slices simultaneously.				
45	Reserved.					
44:42	CoreId. I	Read-write. Reset: 0h. Controls core for which events are to be counted. See				
	Core::X8	6::Msr::ChL3PmcCfg[EnAllCores] to count all cores simultaneously.				
	ValidValı	ies:				
	Value	Description				
	7h-0h	<value> CoreId.</value>				
41:23	Reserved.					
22	Enable: Enable L3 performance counter. Read-write. Reset: 0. 1=Enable.					
21:16	Reserved.					
15:8						
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored. Unless otherwise					
		e UnitMask values shown may be combined (logically ORed) to select any desired combination of the				
		s for a given event. In some cases, certain combinations can result in misleading counts, or the				
	UnitMask value is an ordinal rather than a bit mask. These situations are described where applicable, or should be					
		rom the event descriptions. For events where no UnitMask table is shown, the UnitMask is Unused.				
		ecting an event for which not all UnitMask bits are defined, the undefined UnitMask bits should be set				
- 0	to zero.					
7:0	EventSel	. Read-write. Reset: 00h. L3 Event select.				

# MSRC001\_023[1...B] [L3 Performance Event Counter [5:0]] (Core::X86::Msr::ChL3Pmc)

Reset:	0000_0000_0000_0000h.				
Also c	Also can be read via x86 instructions RDPMC ECX=[0F:0A].				
_lthree0	_n0; MSRC001_0231				
_lthree0_	_n1; MSRC001_0233				
_lthree0_	_n2; MSRC001_0235				
_lthree0_	_lthree0_n3; MSRC001_0237				
_lthree0_	_lthree0_n4; MSRC001_0239				
_lthree0_	_n5; MSRC001_023B				
Bits	Description				
63:49	Reserved.				
48	Overflow. Read-write. Reset: 0. Count overflow bit.				
47:32	CountHi. Read-write, Volatile. Reset: 0000h. Bits[47:32] of the count.				
31:0	<b>CountLo</b> . Read-write, Volatile. Reset: 0000 0000h, Bits[31:0] of the count.				

# MSRC001\_024[0...6] [Data Fabric Performance Event Select [3:0]] (Core::X86::Msr::DF\_PERF\_CTL)

Read-write. Reset: 0000_0000_0000_0000h.		
See 2.1.14 [Performance Monitor Counters].		
The DF Performance Monitors are shared by all cores/threads in the node. See 2.1.9 [Register Sharing].		
_n0; MSRC001_0240		
n1; MSRC001_0242		
n2; MSRC001_0244		
n3; MSRC001_0246		
Dita Daniel dia		
Bits Description		
63:61 Reserved.		
-		
Reserved.		
Reserved.  60:59 EventSelect[13:12]. Read-write. Reset: 0h. Performance event select [13:12].		

22	<b>En</b> : <b>enable performance counter</b> . Read-write. Reset: 0. 1=Performance event counter is enabled.
21:16	Reserved.
15:8	<b>UnitMask</b> : <b>event qualification</b> . Read-write. Reset: 00h. Each UnitMask bit further specifies or qualifies the
	event specified by EventSelect. All events selected by UnitMask are simultaneously monitored.
7:0	<b>EventSelect[7:0]</b> : <b>event select</b> . Read-write. Reset: 00h. This field, along with EventSelect[13:12] and
	EventSelect[11:8] above, combine to form the 14-bit event select field, EventSelect[13:0]. EventSelect specifies
	the event or event duration in a processor unit to be counted by the corresponding DF_PERF_CTR[3:0] register.
	Some events are reserved; when a reserved event is selected, the results are undefined.

### MSRC001\_024[1...7] [Data Fabric Performance Event Counter [3:0]] (Core::X86::Msr::DF\_PERF\_CTR)

See Core::X86::Msr::DF\_PERF\_CTL. Also can be read via x86 instructions RDPMC ECX = [09:06].
The DF Performance Monitors are shared by all cores/threads in the node. See 2.1.9 [Register Sharing].
\_\_n0; MSRC001\_0241
\_\_n1; MSRC001\_0243
\_\_n2; MSRC001\_0245
\_\_n3; MSRC001\_0247

Bits Description

63:48 Reserved.

47:0 CTR[47:0]: performance counter value[47:0]. Read-write, Volatile. Reset: 0000\_0000\_0000h. The current value of the event counter.

### MSRC001\_0299 [RAPL Power Unit] (Core::X86::Msr::RAPL\_PWR\_UNIT)

		,					
		le. Reset: 0000_0000_000A_1003h.					
_lthree0;	); MSRC001_0299						
Bits	Description						
63:20	Reserved.						
19:16	TU: Time	<b>Units in seconds</b> . Read-only, Volatile. Reset: Ah. Time information (in Seconds) is based on the					
	multiplier	; 1/2^TU; where TU is an unsigned integer. Default value is 1010b, indicating time unit is in 976					
	microseco	onds increment.					
	ValidValı	ues:					
	Value	Description					
	Fh-0h	1/2^ <value> Seconds</value>					
15:13	Reserved.						
12:8	<b>ESU</b> : <b>Energy Status Units</b> . Read-only, Volatile. Reset: 10h. Energy information (in Joules) is based on the						
	multiplier, 1/2^ESU; where ESU is an unsigned integer. Default value is 10000b, indicating energy status unit is						
	in 15.3 micro-Joules increment.						
	ValidValues:						
	Value Description						
	1Fh-00h 1/2^ <value> Joules</value>						
7:4	Reserved.						
3:0	PU: Pow	er Units. Read-only, Volatile. Reset: 3h. Power information (in Watts) is based on the multiplier, 1/					
	2^PU; where PU is an unsigned integer. Default value is 0011b, indicating power unit is in 1/8 Watts increment.						
	ValidValu	ues:					
	Value	Description					
	Fh-0h						

## MSRC001\_029A [Core Energy Status] (Core::X86::Msr::CORE\_ENERGY\_STAT)

Read-only, Volatile. Reset: 0000_0000_0000_0000h.
J/
lthree0_core[7:0]; MSRC001_029A
Bits Description
Reserved.

31:0	<b>TotalEnergyConsumed</b> . Read-onl	v.Volatile. Reset: 0000 0000h.
------	---------------------------------------	--------------------------------

### MSRC001\_029B [Package Energy Status] (Core::X86::Msr::PKG\_ENERGY\_STAT)

Read-only, Volatile. Reset: 0000\_0000\_0000\_0000h.

MSRC001 029B

Bits	Description
------	-------------

- 63:32 Reserved.
- 31:0 **TotalEnergyConsumed**. Read-only, Volatile. Reset: 0000\_0000h.

#### MSRC001\_02B0 [CPPC Capability 1] (Core::X86::Msr::CppcCapability1)

Col	la	borative	Processor	Peri	formance	C	ontrol	Cap	abilit	y 1	

lthree0\_core[7:0]\_thread[1:0]; MSRC001\_02B0

# Bits Description

- 63:32 Reserved.
- 31:24 **HighestPerf**: **Highest Performance**. Read-only,Error-on-write,Volatile. Reset: 00h. Value for the maximum non-ensured performance level.
- 23:16 **NominalPerf**: **Nominal Performance**. Read-only, Error-on-write, Volatile. Reset: 00h. Value for the maximum sustained performance level assuming ideal operating conditions.
- 15:8 **LowNonLinPerf: Lowest Nonlinear Performance**. Read-only,Error-on-write,Volatile. Reset: 00h. Value for the lowest nonlinear performance level.
- 7:0 **LowestPerf: Lowest Performance**. Read-only,Error-on-write,Volatile. Reset: 00h. Value for the lowest performance level that software can program to MSR\_CPPC\_REQUEST.

### MSRC001\_02B1 [CPPC Enable] (Core::X86::Msr::CppcEnable)

Collaborative Processor Performance Control Enable.

MSRC001\_02B1

# Bits Description

- 63:1 Reserved.
- 0 **CppcEnable**. Read, Write-1-only. Reset: 0. CPPC Enable.

### MSRC001\_02B2 [CPPC Capability 2] (Core::X86::Msr::CppcCapability2)

Collaborative Processor Performance Control Capability 2.

lthree0\_core[7:0]\_thread[1:0]; MSRC001\_02B2

# Bits Description

- 63:8 Reserved.
- 7:0 **MaxPerf: constrained maximum performance**. Read-only,Error-on-write,Volatile. Reset: 00h. Value for the current maximum performance level taking into account all known external constraints (ie. power limits, thermal limits, AC / DC power source, etc.).

#### MSRC001\_02B3 [CPPC Request] (Core::X86::Msr::CppcRequest)

_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_02B3		
Bits	Description		
63:32	Reserved.		
31:24	EnergyPerfPref. Read-write. Reset: 00h. Energy Performance Preference.		
23:16	<b>DesPerf</b> . Read-write. Reset: 00h. Desired Performance.		
15:8	MinPerf. Read-write. Reset: 00h. Minimum Performance.		
7:0	MaxPerf. Read-write. Reset: 00h. Maximum Performance.		

#### MSRC001\_02B4 [CPPC Status] (Core::X86::Msr::CppcStatus)

Reset: 0000 0000 0000 0000h.

Collaborative Processor Performance Control Status.

_lthree	_lthree0_core[7:0]_thread[1:0]; MSRC001_02B4	
Bits	Description	
63:2	Reserved.	
1	MINEXCURSION. Read-write, Volatile. Reset: 0. 1=Minimum Excursion has occurred.	
0	Reserved.	

MSR	MSRC001_02F0 [Protected Processor Inventory Number Control] (Core::X86::Msr::PPIN_CTL)		
Unpre	Unpredictable.		
MSRC0	01_02F0		
Bits	Description		
63:2	Reserved.		
1	<b>PPIN_EN</b> . Unpredictable. Reset: X. 0=Reading Core::X86::Msr::PPIN will cause a #GP.		
	1=Core::X86::Msr::PPIN is accessible using RDMSR. Once set, attempting to write 1 to		
	Core::X86::Msr::PPIN_CTL[Lockout] will cause a #GP.		
0	<b>Lockout</b> . Unpredictable. Reset: X. 0=Writes to Core::X86::Msr::PPIN_CTL are permitted if PPIN_EN == 0.		
	1=Further Writes to Core::X86::Msr::PPIN_CTL are ignored.		
	<b>Description</b> : Writing 1 to Core::X86::Msr::PPIN_CTL[Lockout] is permitted only if		
	Core::X86::Msr::PPIN_CTL[PPIN_EN] == 0.		
	BIOS should provide an opt-in menu to enable the user to turn on Core::X86::Msr::PPIN_CTL[PPIN_EN] for		
	privileged inventory initialization agent to access Core::X86::Msr::PPIN. After reading Core::X86::Msr::PPIN,		
	the privileged inventory initialization agent should write 00b followed by 01b to Core::X86::Msr::PPIN_CTL to		
	disable further access to MSR_PPIN and prevent unauthorized modification to MSR_PPIN_CTL.		
	Once this bit is written with 1, subsequent writes to this register are ignored, and a reset (warm or cold) is		
	required in order to clear it, which gives BIOS the opportunity to set it again at the next boot.		

# MSRC001\_02F1 [Protected Processor Inventory Number] (Core::X86::Msr::PPIN)

1 (CD CO)	04.0074
MSRC001_02F1	
Bits	Description
63:0	<b>PPIN</b> . Reset: Fixed,XXXX_XXXX_XXXX_XXXXh. Protected Processor Inventory Number.
	AccessType: ({Core::X86::Msr::PPIN_CTL[PPIN_EN], Core::X86::Msr::PPIN_CTL[Lockout]} == 2h)?
	Read,Error-on-write: Error-on-read,Error-on-write.

#### 2.1.13.4 $MSRs-MSRC001\_1xxx$

### MSRC001\_1002 [CPUID Features for CPUID Fn00000007\_E[A,B]X] (Core::X86::Msr::CPUID\_7\_Features)

	2001_1001 [cr 0.2 1 cmm.cs 101 cr 0.12 1 m0000000. ==[1.3/2]11] (corem.com.cr 0.12 = . = 1 cmm.cs)	
Read-v	Read-write.	
Core::	X86::Msr::CPUID_7_Features[63:32] provides control over values read from	
Core::	Core::X86::Cpuid::StructExtFeatIdEax0; Core::X86::Msr::CPUID_7_Features[31:0] provides control over values read	
from C	Core::X86::Cpuid::StructExtFeatIdEbx0.	
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_1002	
Bits	Description	
63:30	Reserved.	
29	SHA. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SHA]. See	
	Core::X86::Cpuid::StructExtFeatIdEbx0[SHA].	
28:25	Reserved.	
24	<b>CLWB</b> : <b>cache line write back</b> . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLWB]. See	
	Core::X86::Cpuid::StructExtFeatIdEbx0[CLWB].	
23	CLFSHOPT. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[CLFSHOPT]. See	
	Core::X86::Cpuid::StructExtFeatIdEbx0[CLFSHOPT].	

22:21	Reserved.
20	SMAP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMAP]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[SMAP].
19	ADX. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[ADX]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[ADX].
18	RDSEED. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[RDSEED]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[RDSEED].
17:16	Reserved.
15	PQE. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[PQE]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[PQE].
	Reserved.
12	PQM. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[PQM]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[PQM].
11	Reserved.
10	INVPCID. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[INVPCID]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[INVPCID].
9	Reserved.
8	BMI2. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI2]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[BMI2].
7	SMEP. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[SMEP]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[SMEP].
6	Reserved.
5	AVX2. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[AVX2]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[AVX2].
4	Reserved.
3	BMI1. Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[BMI1]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[BMI1].
2:1	Reserved.
0	<b>FSGSBASE</b> . Read-write. Reset: Core::X86::Cpuid::StructExtFeatIdEbx0[FSGSBASE]. See
	Core::X86::Cpuid::StructExtFeatIdEbx0[FSGSBASE].

# MSRC001\_1003 [Thermal and Power Management CPUID Features] (Core::X86::Msr::CPUID\_PWR\_THERM)

1110111	moreovi_row [mermar and rower management of orb reactives] (coremisonment or orb_rower)	
Read-	Read-write.	
Core::	Core::X86::Msr::CPUID_PWR_THERM provides control over values read from	
Core::	Core::X86::Cpuid::ThermalPwrMgmtEcx.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_1003	
Bits	Description	
63:1	Reserved.	
0	EffFreq. Read-write. Reset: Core::X86::Cpuid::ThermalPwrMgmtEcx[EffFreq]. See	
	Core::X86::Cpuid::ThermalPwrMgmtEcx[EffFreq].	

# MSRC001\_1004 [CPUID Features for CPUID Fn00000001\_E[C,D]X] (Core::X86::Msr::CPUID\_Features)

Read-write.		
Core::	Core::X86::Msr::CPUID_Features[63:32] provides control over values read from Core::X86::Cpuid::FeatureIdEcx;	
Core::	Core::X86::Msr::CPUID_Features[31:0] provides control over values read from Core::X86::Cpuid::FeatureIdEdx.	
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_1004	
Bits	Description	
63	Reserved.	
62	RDRAND. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[RDRAND]. See	
	Core::X86::Cpuid::FeatureIdEcx[RDRAND].	
61	<b>F16C</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[F16C]. See Core::X86::Cpuid::FeatureIdEcx[F16C].	

60	<b>AVX</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AVX]. See Core::X86::Cpuid::FeatureIdEcx[AVX].
59	<b>OSXSAVE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[OSXSAVE]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[OSXSAVE] only if CR4[OSXSAVE].
58	XSAVE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[XSAVE]. See
	Core::X86::Cpuid::FeatureIdEcx[XSAVE].
57	<b>AES</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[AES]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[AES] only if the reset value is 1.
56	Reserved.
55	POPCNT. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[POPCNT]. See
	Core::X86::Cpuid::FeatureIdEcx[POPCNT].
54	MOVBE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[MOVBE]. See
34	Core::X86::Cpuid::FeatureIdEcx[MOVBE].
F2	*
53	<b>X2APIC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[X2APIC]. See
<b>-</b> -0	Core::X86::Cpuid::FeatureIdEcx[X2APIC].
52	SSE42. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE42]. See
<b>F</b> 1	Core::X86::Cpuid::FeatureIdEcx[SSE42].
51	SSE41. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE41]. See
- :	Core::X86::Cpuid::FeatureIdEcx[SSE41].
50	Reserved.
49	<b>PCID</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCID]. See Core::X86::Cpuid::FeatureIdEcx[PCID].
48:46	Reserved.
45	CMPXCHG16B. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[CMPXCHG16B]. See
	Core::X86::Cpuid::FeatureIdEcx[CMPXCHG16B].
44	<b>FMA</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[FMA]. See Core::X86::Cpuid::FeatureIdEcx[FMA].
43:42	Reserved.
41	SSSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSSE3]. See
	Core::X86::Cpuid::FeatureIdEcx[SSSE3].
40:36	Reserved.
35	Monitor. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[Monitor]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[Monitor] only if ~Core::X86::Msr::HWCR[MonMwaitDis].
34	Reserved.
33	PCLMULQDQ. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ]. Modifies
	Core::X86::Cpuid::FeatureIdEcx[PCLMULQDQ] only if the reset value is 1.
32	SSE3. Read-write. Reset: Core::X86::Cpuid::FeatureIdEcx[SSE3]. See Core::X86::Cpuid::FeatureIdEcx[SSE3].
31:29	1 1
28	<b>HTT</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[HTT]. See Core::X86::Cpuid::FeatureIdEdx[HTT].
27	Reserved.  SSE2. Dood virito. Doseti Corou VOCu Chvidu Ecoturo I 4E du [SSE2]. Soc Corou VOCu Chvidu Ecoturo I 4E du [SSE2].
26	SSE2. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE2]. See Core::X86::Cpuid::FeatureIdEdx[SSE2].
25	SSE. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SSE]. See Core::X86::Cpuid::FeatureIdEdx[SSE].
24	<b>FXSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FXSR]. See
	Core::X86::Cpuid::FeatureIdEdx[FXSR].
23	MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MMX]. See
	Core::X86::Cpuid::FeatureIdEdx[MMX].
19	<b>CLFSH</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CLFSH]. See
	Core::X86::Cpuid::FeatureIdEdx[CLFSH].
18	Reserved.
17	<b>PSE36</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE36]. See
17	
1/	Core::X86::Cpuid::FeatureIdEdx[PSE36].

15	CMOV. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMOV]. See
	Core::X86::Cpuid::FeatureIdEdx[CMOV].
14	<b>MCA</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCA]. See Core::X86::Cpuid::FeatureIdEdx[MCA].
13	<b>PGE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PGE]. See Core::X86::Cpuid::FeatureIdEdx[PGE].
12	MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MTRR]. See
	Core::X86::Cpuid::FeatureIdEdx[MTRR].
11	SysEnterSysExit. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[SysEnterSysExit]. See
	Core::X86::Cpuid::FeatureIdEdx[SysEnterSysExit].
10	Reserved.
9	APIC. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[APIC]. Modifies
	Core::X86::Cpuid::FeatureIdEdx[APIC] only if Core::X86::Msr::APIC_BAR[ApicEn].
8	CMPXCHG8B. Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[CMPXCHG8B]. See
	Core::X86::Cpuid::FeatureIdEdx[CMPXCHG8B].
7	<b>MCE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MCE]. See Core::X86::Cpuid::FeatureIdEdx[MCE].
6	<b>PAE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PAE]. See Core::X86::Cpuid::FeatureIdEdx[PAE].
5	<b>MSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[MSR]. See Core::X86::Cpuid::FeatureIdEdx[MSR].
4	<b>TSC</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[TSC]. See Core::X86::Cpuid::FeatureIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[PSE]. See Core::X86::Cpuid::FeatureIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[DE]. See Core::X86::Cpuid::FeatureIdEdx[DE].
1	<b>VME</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[VME]. See Core::X86::Cpuid::FeatureIdEdx[VME].
0	<b>FPU</b> . Read-write. Reset: Core::X86::Cpuid::FeatureIdEdx[FPU]. See Core::X86::Cpuid::FeatureIdEdx[FPU].

# MSRC001\_1005 [CPUID Features for CPUID Fn80000001\_E[C,D]X] (Core::X86::Msr::CPUID\_ExtFeatures)

### FMA4. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[FMA4].  ### LWP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LWP]. See Core::X86::Cpuid::FeatureExtIdEcx[LWP]. See Core::X86::Cpuid::FeatureExtIdEcx[WDT]. See Core::X86::Cpuid::FeatureExtIdEcx[SWNT]. See Core::X86::Cpuid::FeatureExtIdEcx[SWNT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINT]. See Core::X86::Cpuid::FeatureExtIdEcx[SWNT]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86	10	
LWP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LWP]. See	48	
Core::X86::Cpuid::FeatureExtIdEcx[LWP].  46 Reserved.  47 WDT, Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[WDT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[BS]. See Core::X86::Cpuid::FeatureExtIdEcx[BS]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[DS]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[		· · · · · · · · · · · · · · · · · · ·
45 Reserved. 45 WDT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[WDT]. See Core::X86::Cpuid::FeatureExtIdEcx[WDT]. 44 SKINIT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. 43 XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[XOP]. See Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. 44 IBS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS]. See Core::X86::Cpuid::FeatureExtIdEcx[IBS]. 45 Core::X86::Cpuid::FeatureExtIdEcx[IBS]. 46 Core::X86::Cpuid::FeatureExtIdEcx[IBS]. 47 DYSW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx[IbreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx[MinaDignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MinaDignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MinaDignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[SiniDid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SiniDid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[SiniDid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM]. 41 AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AIMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AIMovCr8]. 43 SYM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 43 CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 44 Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 45 Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 46 Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 47 Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 48 Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 49 Core::X86::Cpuid::FeatureExtIdEcx[SVM]. 49 Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 40 Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 40 Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 41 Call Sabar. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 42 Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. 43 CmpLegacy. Read-write. Reset: Core::X86::Cpu	47	•
WDT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[WDT]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SVIN]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SVIN]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SVIN]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SVIN]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SINIT]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SSE4A]. Sec Core::X86::Cpuid::FeatureExtIdEcx[S	1.0	
Core::X86::Cpuid::FeatureExtIdEcx WDT .  43 XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx SKINIT . See Core::X86::Cpuid::FeatureExtIdEcx SKINIT .  43 XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx SKINIT .  44 IBS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx IBS]. See Core::X86::Cpuid::FeatureExtIdEcx SKINIT .  45 OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx SVW].  46 OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx SVW]. See Core::X86::Cpuid::FeatureExtIdEcx SVW].  47 OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx ThreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx Sinix AlignSse]. See		
SKINIT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SKINIT]. Sec Core::X86::Cpuid::FeatureExtIdEcx[XOP]. Sec Core::X86::Cpuid::FeatureExtIdEcx[XOP]. Sec Core::X86::Cpuid::FeatureExtIdEcx[XOP]. Sec Core::X86::Cpuid::FeatureExtIdEcx[DS]. Sec Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. Sec Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. Sec Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. Sec Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. Sec Core::X86::Cpuid::FeatureExtIdEcx[SE4A]. Sec Core::X86::Cpuid::FeatureExtIdEcx[ABM]. Sec Core::X86::Cpuid::FeatureExtIdEcx[Cpuid::FeatureExtIdEcx[ExtApicSpace]. Sec Core::X86::Cpuid::FeatureExtIdEcx[Cpuid::FeatureExtIdEcx[ExtApicSpace]. Sec Core::X86::Cpuid::FeatureExtIdEcx[Cpuid::Feature	45	
Core::X86::Cpuid::FeatureExtIdEcx[SKINT].  XOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS]. See Core::X86::Cpuid::FeatureExtIdEcx[IBS].  IBS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS]. See Core::X86::Cpuid::FeatureExtIdEcx[IBS].  OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ISS].  MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[Ibs].  MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  AlbM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SE4A].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[		•
ASOP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[XOP].	44	
Core::X86::Cpuid::FeatureExtIdEcx XOP].  18S. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx IBS]. See Core::X86::Cpuid::FeatureExtIdEcx IBS].  40	40	•
BS. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[IBS]. See   Core::X86::Cpuid::FeatureExtIdEcx[IBS].	43	
Core::X86::Cpuid::FeatureExtIdEcx[DS].  OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[OSVW]. See Core::X86::Cpuid::FeatureExtIdEcx[OSVW].  ThreeDNowPrefetch. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SimpliagnSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].  ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  PageIGB. Read-wr	40	·
OSVW. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[OSVW]. See	42	
Core::X86::Cpuid::FeatureExtIdEcx[OSVW].  ThreeDNowPrefetch. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch]. See Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch].  MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].  ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AtMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[TamisAnf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid:	11	
ThreeDNowPrefetch. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch].  MisAlignSse. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]. See Core::X86::Cpuid::FeatureExtIdEcx[SisCpuid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SisCpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[Cramplecape]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[Cmp	41	
Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNowPrefetch].   39	40	*
MisAlignSse   Read-write   Reset   Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse]	40	
Core::X86::Cpuid::FeatureExtIdEcx[MisAlignSse].  SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].  ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  KSSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR].	39	*
SSE4A. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SSE4A]. See Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].  ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[StApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  Reserved.  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FEXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FSSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid:		
Core::X86::Cpuid::FeatureExtIdEcx[SSE4A].  ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].	38	1 - 5 -
ABM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ABM]. See Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[ThreeDNow].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[Cm].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86:		
Core::X86::Cpuid::FeatureExtIdEcx[ABM].  AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].	37	<u> </u>
Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].  ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[SvM]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[Fax]. See Core::X86::Cpuid::FeatureExtIdEdx[Fax]. See Core::X86::Cpuid::FeatureExtIdEdx[Fax]. See Core::X86::Cpuid::FeatureExtIdEdx[Fxx].		•
<ul> <li>ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].</li> <li>SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].</li> <li>LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].</li> <li>ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].</li> <li>ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].</li> <li>Reserved.</li> <li>RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> <li>MMX: MMX: instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> <li>MMX: MMX: instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> </ul>	36	AltMovCr8. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8]. See
Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].  SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM]. See Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].		Core::X86::Cpuid::FeatureExtIdEcx[AltMovCr8].
SVM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[SVM].  Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].	35	ExtApicSpace. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace]. See
Core::X86::Cpuid::FeatureExtIdEcx[SVM].  CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy]. See Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X8		Core::X86::Cpuid::FeatureExtIdEcx[ExtApicSpace].
CmpLegacy. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[FastureExtIdEdx[FfXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FfXSR].	34	
Core::X86::Cpuid::FeatureExtIdEcx[CmpLegacy].  LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].		·
LahfSahf. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf]. See Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  KSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	33	
Core::X86::Cpuid::FeatureExtIdEcx[LahfSahf].  ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[FfXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FfXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FfXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FfXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].		
ThreeDNow: 3DNow! instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. See Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].	32	
Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNow].  ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].		
ThreeDNowExt. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt]. See Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	31	<u> </u>
Core::X86::Cpuid::FeatureExtIdEdx[ThreeDNowExt].  LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	20	<u> </u>
<ul> <li>LM. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[LM]. See Core::X86::Cpuid::FeatureExtIdEdx[LM].</li> <li>Reserved.</li> <li>RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].</li> <li>Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].</li> <li>FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> <li>FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> <li>MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].</li> </ul>	30	
Core::X86::Cpuid::FeatureExtIdEdx[LM].  Reserved.  RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	20	•
RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP]. Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	29	I
<ul> <li>RDTSCP. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].</li> <li>Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].</li> <li>Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].</li> <li>Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].</li> <li>FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].</li> <li>FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].</li> <li>MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].</li> </ul>	28	· · · · · · · · · · · · · · · · · · ·
Core::X86::Cpuid::FeatureExtIdEdx[RDTSCP].  26		
Page1GB. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[Page1GB]. Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	21	
Core::X86::Cpuid::FeatureExtIdEdx[Page1GB].  25	26	
FFXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FFXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].  FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].		1 - 0 -
Core::X86::Cpuid::FeatureExtIdEdx[FFXSR].  24 FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  23 MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	25	
FXSR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FXSR]. See Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].		<u> </u>
Core::X86::Cpuid::FeatureExtIdEdx[FXSR].  23 MMX: MMX instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].	24	
23 <b>MMX</b> : <b>MMX</b> instructions. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MMX]. See Core::X86::Cpuid::FeatureExtIdEdx[MMX].		•
Core::X86::Cpuid::FeatureExtIdEdx[MMX].	23	
	22	

	Core::X86::Cpuid::FeatureExtIdEdx[MmxExt].
21	Reserved.
20	<b>NX</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[NX]. See Core::X86::Cpuid::FeatureExtIdEdx[NX].
19:18	Reserved.
17	PSE36. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE36]. See
	Core::X86::Cpuid::FeatureExtIdEdx[PSE36].
16	PAT. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAT]. See
	Core::X86::Cpuid::FeatureExtIdEdx[PAT].
15	CMOV. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMOV]. See
1.4	Core::X86::Cpuid::FeatureExtIdEdx[CMOV].
14	<b>MCA</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCA]. See Core::X86::Cpuid::FeatureExtIdEdx[MCA].
13	PGE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PGE]. See
13	Core::X86::Cpuid::FeatureExtIdEdx[PGE].
12	MTRR. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MTRR]. See
12	Core::X86::Cpuid::FeatureExtIdEdx[MTRR].
11	SysCallSysRet. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[SysCallSysRet]. See
	Core::X86::Cpuid::FeatureExtIdEdx[SysCallSysRet].
10	Reserved.
9	APIC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[APIC]. See
	Core::X86::Cpuid::FeatureExtIdEdx[APIC].
8	<b>CMPXCHG8B</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[CMPXCHG8B]. See
	Core::X86::Cpuid::FeatureExtIdEdx[CMPXCHG8B].
7	MCE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MCE]. See
	Core::X86::Cpuid::FeatureExtIdEdx[MCE].
6	PAE. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PAE]. See
5	Core::X86::Cpuid::FeatureExtIdEdx[PAE].
5	<b>MSR</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[MSR]. See Core::X86::Cpuid::FeatureExtIdEdx[MSR].
4	TSC. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[TSC]. See
4	Core::X86::Cpuid::FeatureExtIdEdx[TSC].
3	<b>PSE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[PSE]. See
	Core::X86::Cpuid::FeatureExtIdEdx[PSE].
2	<b>DE</b> . Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[DE]. See Core::X86::Cpuid::FeatureExtIdEdx[DE].
1	VME. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[VME]. See
	Core::X86::Cpuid::FeatureExtIdEdx[VME].
0	FPU. Read-write. Reset: Core::X86::Cpuid::FeatureExtIdEdx[FPU]. See
	Core::X86::Cpuid::FeatureExtIdEdx[FPU].

# MSRC001\_1019 [Address Mask For DR1 Breakpoint] (Core::X86::Msr::DR1\_ADDR\_MASK)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Suppo	Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].		
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_1019		
Bits	Description		
63:32	Reserved.		
31:0	AddrMask: mask for DR linear address data breakpoint DR1. Read-write. Reset: 0000_0000h. 1=Exclude bit		
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK.		
	AddrMask[11:0] qualifies the DR1 linear address instruction breakpoint, allowing the DR1 instruction breakpoint		
	on a range of addresses in memory.		

# MSRC001\_101A [Address Mask For DR2 Breakpoint] (Core::X86::Msr::DR2\_ADDR\_MASK)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Suppo	Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].		
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_101A		
Bits	Description		
63:32	Reserved.		
31:0	AddrMask: mask for DR linear address data breakpoint DR2. Read-write. Reset: 0000_0000h. 1=Exclude bit		
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.		
	AddrMask[11:0] qualifies the DR2 linear address instruction breakpoint, allowing the DR2 instruction breakpoint		
	on a range of addresses in memory.		

#### MSRC001\_101B [Address Mask For DR3 Breakpoint] (Core::X86::Msr::DR3\_ADDR\_MASK)

Read-	Read-write. Reset: 0000_0000_0000_0000h.		
Suppo	Support indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension].		
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_101B		
Bits	Description		
63:32	Reserved.		
31:0	AddrMask: mask for DR linear address data breakpoint DR3. Read-write. Reset: 0000_0000h. 1=Exclude bit		
	into address compare. 0=Include bit into address compare. See Core::X86::Msr::DR0_ADDR_MASK.		
	AddrMask[11:0] qualifies the DR3 linear address instruction breakpoint, allowing the DR3 instruction breakpoint		
	on a range of addresses in memory.		

## MSRC001\_1027 [Address Mask For DR0 Breakpoints] (Core::X86::Msr::DR0\_ADDR\_MASK)

Read-write. Reset: 0000_0000_0000_0000h.		
Support for DR0[31:12] is indicated by Core::X86::Cpuid::FeatureExtIdEcx[DataBreakpointExtension]. See		
Core::X86::Msr::DR1_ADDR_MASK.		
_lthree0_core[7:0]_thread[1:0]; MSRC001_1027		
Bits Description		
63:32 Reserved.	Reserved.	
31:0 <b>DR0</b> : mask for DR0 linear address data breakpoint. Read-write. Reset: 0000_0000h. 1=Exclude	de bit into	
address compare. 0=Include bit into address compare. See Core::X86::Msr::DR1_ADDR_MASK	. This field	
qualifies the DR0 linear address data breakpoint, allowing the DR0 data breakpoint on a range of	addresses in	
memory. AddrMask[11:0] qualifies the DR0 linear address instruction breakpoint, allowing the D	R0 instruction	
breakpoint on a range of addresses in memory. DR0[31:12] is only valid for data breakpoints. The	e legacy DR0	
breakpoint function is provided by DR0[31:0] == 0000_0000h). The mask bits are active high. DI	R0 is always	
used, and it can be used in conjunction with any debug function that uses DR0.		

#### MSRC001\_1030 [IBS Fetch Control] (Core::X86::Msr::IBS\_FETCH\_CTL)

Reset: 0000 0000 0000 0000h.

See 2.1.15 [Instruction Based Sampling (IBS)].

The IBS fetch sampling engine is described as follows:

- The periodic fetch counter is an internal 20-bit counter:
  - The periodic fetch counter[19:4] is set to IbsFetchCnt[19:4] and the periodic fetch counter[3:0] is set according to IbsRandEn when IbsFetchEn is changed from 0 to 1.
  - It increments for every fetch cycle that completes when IbsFetchEn == 1 and IbsFetchVal == 0.
    - The periodic fetch counter is undefined when IbsFetchEn == 0 or IbsFetchVal == 1.
  - When IbsFetchCnt[19:4] is read it returns the current value of the periodic fetch counter[19:4].
- When the periodic fetch counter reaches {IbsFetchMaxCnt[19:4],0h} and the selected instruction fetch completes or is aborted:
  - IbsFetchVal is set to 1.
    - Drivers can't assume that IbsFetchCnt[19:4] is 0 when IbsFetchVal == 1.
- The status of the operation is written to the IBS fetch registers (this register, Core::X86::Msr::IBS\_FETCH\_LINADDR and Core::X86::Msr::IBS\_FETCH\_PHYSADDR).

•		rupt is generated as specified by Core::X86::Msr::IBS_CTL. The interrupt service routine associated	
lthree0	with this interrupt is responsible for saving the performance information stored in IBS execution registers.  _core[7:0]_thread[1:0]; MSRC001_1030		
	Reserved.		
		the L2 Cache. Qualified by (IbsFetchComp == 1).	
57		En: random instruction fetch tagging enable. Read-write. Reset: 0. 0=Bits[3:0] of the fetch counter	
	are set to 0h when IbsFetchEn is set to start the fetch counter. 1=Bits[3:0] of the fetch counter are randomized		
	when IbsFetchEn is set to start the fetch counter.		
56	IbsL2Tlb	Miss: instruction cache L2TLB miss. Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in	
		B; Ignore L2TLB miss count if L1TLB miss count is 0.	
55		Miss: instruction cache L1TLB miss. Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in	
	the L1 TI		
54:53		<b>PgSz: instruction cache L1TLB page size</b> . Read-only, Volatile. Reset: 0h. Indicates the page size of the	
		n in the L1 TLB. This field is only valid if IbsPhyAddrValid == 1.	
	ValidVal		
	Value	Description	
	0h	4 KB	
	1h	2 MB	
	2h	1 GB	
=0	3h	Reserved.	
52		ddrValid: instruction fetch physical address valid. Read-only, Volatile. Reset: 0. 1=The physical	
	fetch.	Core::X86::Msr::IBS_FETCH_PHYSADDR and the IbsL1TlbPgSz field are valid for the instruction	
51	<b>IbsIcMiss:</b> instruction cache miss. Read-only, Volatile. Reset: 0. 1=The instruction fetch missed in the		
J1	instructio	·	
50		<b>Comp: instruction fetch complete</b> . Read-only, Volatile. Reset: 0. 1=The instruction fetch completed and	
		s available for use by the instruction decoder.	
49	<b>IbsFetchVal:</b> instruction fetch valid. Read,Write-0-only,Volatile. Reset: 0. 1=New instruction fetch data		
		When this bit is set, the fetch counter stops counting and an interrupt is generated as specified by	
		6::Msr::IBS_CTL. This bit must be cleared for the fetch counter to start counting. When clearing this bit,	
		can write 0000h to IbsFetchCnt[19:4] to start the fetch counter at IbsFetchMaxCnt[19:4].	
		En: instruction fetch enable. Read-write. Reset: 0. 1=Instruction fetch sampling is enabled.	
47:32		Lat: instruction fetch latency. Read-only, Volatile. Reset: 0000h. Indicates the number of clock cycles	
		n the instruction fetch was initiated to when the data was delivered to the core. If the instruction fetch is	
		d before the fetch completes, this field returns the number of clock cycles from when the instruction initiated to when the fetch was abandoned.	
31.16		Cnt[19:4]. Read-write, Volatile. Reset: 0000h. Provides Read/Write access to bits[19:4] of the periodic	
31.10		nter. Programming this field to a value greater than or equal to IbsFetchMaxCnt[19:4] results in	
		behavior.	
15:0		<b>MaxCnt[19:4]</b> . Read-write. Reset: 0000h. Specifies bits[19:4] of the maximum count value of the	
, ,		etch counter. Programming this field to 0000h and setting IbsFetchEn results in undefined behavior.	
	•	of the maximum count are always 0000b.	
		I [IRS Fatch I inear Address] (Care · X86 · Mer · IRS FFTCH I INADDR)	

# MSRC001\_1031 [IBS Fetch Linear Address] (Core::X86::Msr::IBS\_FETCH\_LINADDR)

Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
Reset: 0000_0000_0000_0000h.		
_lthree0_core[7:0]_thread[1:0]; MSRC001_1031		
Bits Description		
63:0 <b>IbsFetchLinAd: instruction fetch linear address.</b> Read-write Volatile, Reset: 0000 0000 0000 0000h.		

Provides the linear address in canonical form for the tagged instruction fetch.

## MSRC001\_1032 [IBS Fetch Physical Address] (Core::X86::Msr::IBS\_FETCH\_PHYSADDR)

_lthree0	_lthree0_core[7:0]_thread[1:0]; MSRC001_1032	
Bits	Description	
63:48	Reserved.	
47:0	<b>IbsFetchPhysAd</b> : <b>instruction fetch physical address</b> . Read-write, Volatile. Reset: 0000_0000_0000h. Provides	
	the physical address for the tagged instruction fetch. The lower 12 bits are not modified by address translation, so	
	they are always the same as the linear address. This field contains valid data only if	
	Core::X86::Msr::IBS_FETCH_CTL[IbsPhyAddrValid] is asserted.	

#### MSRC001\_1033 [IBS Execution Control] (Core::X86::Msr::IBS\_OP\_CTL)

Reset: 0000\_0000\_0000\_0000h.

See 2.1.15 [Instruction Based Sampling (IBS)].

The IBS execution sampling engine is described as follows for IbsOpCntCtl == 1. If IbsOpCntCtl == 1n then references to "periodic op counter" mean "periodic cycle counter".

- The periodic op counter is an internal 27-bit counter:
  - It is set to IbsOpCurCnt[26:0] when IbsOpEn is changed from 0 to 1.
  - It increments every dispatched macro-op when IbsOpEn == 1 and IbsOpVal == 0.
    - The periodic op counter is undefined when IbsOpEn == 0 or IbsOpVal == 1.
  - When IbsOpCurCnt[26:0] is read then it returns the current value of the periodic op counter[26:0].
- When the periodic op counter reaches IbsOpMaxCnt:
  - The next dispatched op is tagged if IbsOpCntCtl == 1. A valid op in the next dispatched line is tagged if IbsOpCntCtl == 0. See IbsOpCntCtl.
  - The periodic op counter[26:7] = 0; bits[6:0] is randomized by hardware.
- The periodic op counter is not modified when a tagged op is flushed.
- When a tagged op is retired:
  - IbsOpVal is set to 1.
    - Drivers can't assume that IbsOpCurCnt is 0 when IbsOpVal == 1.
- The status of the operation is written to the IBS execution registers (this register, Core::X86::Msr::IBS\_OP\_RIP, Core::X86::Msr::IBS\_OP\_DATA, Core::X86::Msr::IBS\_OP\_DATA2, Core::X86::Msr::IBS\_OP\_DATA3, Core::X86::Msr::IBS\_DC\_LINADDR and Core::X86::Msr::IBS\_DC\_PHYSADDR).
- An interrupt is generated as specified by Core::X86::Msr::IBS\_CTL. The interrupt service routine associated with this interrupt is responsible for saving the performance information stored in IBS execution registers.

	with this interrupt is responsible for saving the performance information stored in 1BS execution registers.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_1033		
Bits	Description		
63:59	Reserved.		
58:32	<b>IbsOpCurCnt[26:0]</b> : <b>periodic op counter current count</b> . Read-write, Volatile. Reset: 000_0000h. Returns the		
	current value of the periodic op counter.		
31:27	Reserved.		
26:20	<b>IbsOpMaxCnt[26:20]: periodic op counter maximum count</b> . Read-write. Reset: 00h. See IbsOpMaxCnt[19:4].		
19	<b>IbsOpCntCtl</b> : <b>periodic op counter count control</b> . Read-write. Reset: 0. 0=Count clock cycles; a 1-of-4 round-		
	robin counter selects an op in the next dispatch line; if the op pointed to by the round-robin counter is invalid,		
	then the next younger valid op is selected. 1=Count dispatched ops; when a roll-over occurs, the counter is		
	preloaded with a pseudorandom 7-bit value between 1 and 127.		
18	<b>IbsOpVal</b> : <b>op sample valid</b> . Read-write, Volatile. Reset: 0. 1=New instruction execution data available; the		
	periodic op counter is disabled from counting. An interrupt may be generated when this bit is set as specified by		
	Core::X86::Msr::IBS_CTL[LvtOffset].		
17	<b>IbsOpEn</b> : <b>op sampling enable</b> . Read-write. Reset: 0. 1=Instruction execution sampling enabled.		
16	Reserved.		
15:0	<b>IbsOpMaxCnt[19:4]</b> : <b>periodic op counter maximum count</b> . Read-write. Reset: 0000h. IbsOpMaxCnt[26:0] =		

{IbsOpMaxCnt[26:20], IbsOpMaxCnt[19:4], 0000b}. Specifies maximum count value of the periodic op counter.

Bits [3:0]	of the maximum count are always 0000b.
ValidValu	ies:
Value	Description
0008h-	Reserved.
0000h	
FFFFh-	<value> *16 Ops.</value>
0009h	

# MSRC001\_1034 [IBS Op RIP] (Core::X86::Msr::IBS\_OP\_RIP)

Read	Read-write, Volatile. Reset: 0000_0000_0000_0000h.	
_lthree	_lthree0_core[7:0]_thread[1:0]; MSRC001_1034	
Bits	Bits Description	
63:0	63:0 <b>IbsOpRip</b> . Read-write, Volatile. Reset: 0000_0000_0000h. 64-bit Segment offset (RIP) of the instruction	
	that contains the tagged op.	

# MSRC001\_1035 [IBS Op Data] (Core::X86::Msr::IBS\_OP\_DATA)

MSRC	C001_1035 [IBS Op Data] (Core::X86::Msr::IBS_OP_DATA)	
Read-write, Volatile. Reset: 0000_0000_0000_0000h.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]; MSRC001_1035	
Bits	Description	
63:41	Reserved.	
40	<b>IbsOpMicrocode</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation from microcode.	
39	<b>IbsOpBrnFuse</b> : <b>fused branch op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a fused branch op.	
	Support indicated by Core::X86::Cpuid::IbsIdEax[OpBrnFuse].	
38	<b>IbsRipInvalid</b> : <b>RIP is invalid</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation RIP is invalid. Support	
	indicated by Core::X86::Cpuid::IbsIdEax[RipInvalidChk].	
37	<b>IbsOpBrnRet</b> : <b>branch op retired</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch op that	
	retired.	
36	<b>IbsOpBrnMisp</b> : <b>mispredicted branch op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch op	
	that was mispredicted. Qualified by IbsOpBrnRet == 1.	
35	<b>IbsOpBrnTaken</b> : <b>taken branch op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was a branch op that was	
	taken. Qualified by IbsOpBrnRet == 1.	
34	<b>IbsOpReturn</b> : <b>return op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation was return op. Qualified by	
	(IbsOpBrnRet == 1).	
33:32	Reserved.	
31:16		
	cycles from when the op was tagged to when the op was retired. This field is equal to IbsCompToRetCtr when the	
	tagged op is a NOP.	
15:0	<b>IbsCompToRetCtr</b> : <b>op completion to retire count</b> . Read-write, Volatile. Reset: 0000h. This field returns the	
	number of cycles from when the op was completed to when the op was retired.	

#### MSRC001 1036 [IBS On Data 2] (Core::X86::Msr::IBS\_OP\_DATA2)

MSRC	MSRC001_1036 [1BS Op Data 2] (Core::X86::MSF::1BS_OP_DATA2)		
Reset:	Reset: 0000_0000_0000_0000h.		
Data is	Data is only valid for load operations that miss both the L1 data cache and the L2 cache. If a load operation crosses a		
cache	cache line boundary, the data returned in this register is the data for the access to the lower cache line.		
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_1036		
Bits	Description		
63:5	Reserved.		
4	<b>RmtNode</b> : <b>IBS</b> request destination node. Read-write, Volatile. Reset: 0. 0=The request is serviced by the NB in		
	the same node as the core. 1=The request is serviced by the NB in a different node than the core. Valid when		
	NbIbsReqSrc is non-zero.		
3	Reserved.		

2:0	DataSrc:	ataSrc: northbridge IBS request data source. Read-write. Reset: 0h.								
	ValidValu	lidValues:								
	Value	Value Description								
	0h	No valid status.								
	1h	1h Reserved.								
	2h	2h Cache: data returned from shared L3, other L2 on same CCX or other core's cache trough same node.								
	3h	3h DRAM: data returned from DRAM.								
	4h	4h Cache: other core's cache through remote node.								
	6h-5h	Reserved.								
	7h	Other; data returned from MMIO/Config/PCI/APIC.								

#### MSRC001\_1037 [IBS Op Data 3] (Core::X86::Msr::IBS\_OP\_DATA3)

Read-write,	Volatile	Reset.	0000	0000	0000	0000h
iteau-wille,	voiauic.	IXCSCI.	0000	UUUU	UUUU	OUUUII.

If a load or store operation crosses a 256-bit boundary, the data returned in this register is the data for the access to the data below the 256-bit boundary.

\_lthree0\_core[7:0]\_thread[1:0]; MSRC001\_1037

Bits	Description

- 63:48 **IbsTlbRefillLat**: **L1 DTLB refill latency**. Read-write, Volatile. Reset: 0000h. The number of cycles from when a L1 DTLB refill is triggered by a tagged op to when the L1 DTLB fill has been completed.
- 47:32 **IbsDcMissLat: data cache miss latency**. Read-write, Volatile. Reset: 0000h. Indicates the number of clock cycles from when a miss is detected in the data cache to when the data was delivered to the core. The value returned by this counter is not valid for data cache writes or prefetch instructions.
- 31:26 **IbsOpDcMissOpenMemReqs: outstanding memory requests on DC fill.** Read-write, Volatile. Reset: 00h. The number of allocated, valid DC MABs when the MAB corresponding to a tagged DC miss op is deallocated. Includes the MAB allocated by the sampled op. 00000b=No information provided.
- **IbsOpMemWidth**: **load/store size in bytes**. Read-write, Volatile. Reset: 0h. Report the number of bytes the load or store is attempting to access.

## ValidValues:

Value	Description
0h	No information provided.
1h	Byte.
2h	Word.
3h	DW.
4h	QW.
5h	OW.
6h	YW.
Fh-7h	Reserved.

- 21 **IbsSwPf: software prefetch**. Read-write, Volatile. Reset: 0. 1=The op is a software prefetch.
- **IbsL2Miss: L2 cache miss for the sampled operation**. Read-write, Volatile. Reset: 0. 1=The operation missed in the L2, regardless of whether the op initiated the request to the L2.
- **IbsDcL2TlbHit1G: data cache L2TLB hit in 1G page**. Read-write, Volatile. Reset: 0. 1=The physical address for the tagged load or store operation was present in a 1G page table entry in the data cache L2TLB.
- **IbsDcPhyAddrValid**: **data cache physical address valid**. Read-write, Volatile. Reset: 0. 1=The physical address in Core::X86::Msr::IBS\_DC\_PHYSADDR is valid for the load or store operation.
- **IbsDcLinAddrValid: data cache linear address valid.** Read-write, Volatile. Reset: 0. 1=The linear address in Core::X86::Msr::IBS\_DC\_LINADDR is valid for the load or store operation.
- **DcMissNoMabAlloc: DC miss with no MAB allocated**. Read-write, Volatile. Reset: 0. 1=The tagged load or store operation hit on an already allocated MAB.
- **IbsDcLockedOp: locked operation**. Read-write, Volatile. Reset: 0. 1=Tagged load or store operation is a locked operation.

14	IbsDcUcMemAcc: UC memory access. Read-write, Volatile. Reset: 0. 1=Tagged load or store operation accessed
	uncacheable memory.
13	<b>IbsDcWcMemAcc: WC memory access.</b> Read-write, Volatile. Reset: 0. 1=Tagged load or store operation
	accessed write combining memory.
12:9	Reserved.
8	<b>IbsDcMisAcc:</b> misaligned access. Read-write, Volatile. Reset: 0. 1=The tagged load or store operation crosses a
	256-bit address boundary.
7	<b>IbsDcMiss</b> : data cache miss. Read-write, Volatile. Reset: 0. 1=The cache line used by the tagged load or store
	was not present in the data cache.
6	<b>IbsDcL2tlbHit2M</b> : data cache L2TLB hit in 2M page. Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 2M page table entry in the data cache L2TLB.
5	<b>IbsDcL1TlbHit1G</b> : data cache L1TLB hit in 1G page. Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 1G page table entry in the data cache L1TLB.
4	<b>IbsDcL1TlbHit2M</b> : <b>data cache L1TLB hit in 2M page</b> . Read-write, Volatile. Reset: 0. 1=The physical address
	for the tagged load or store operation was present in a 2M page table entry in the data cache L1TLB.
3	<b>IbsDcL2TlbMiss</b> : <b>data cache L2TLB miss</b> . Read-write, Volatile. Reset: 0. 1=The physical address for the tagged
	load or store operation was not present in the data cache L2TLB.
2	<b>IbsDcL1tlbMiss:</b> data cache L1TLB miss. Read-write, Volatile. Reset: 0. 1=The physical address for the tagged
	load or store operation was not present in the data cache L1TLB.
1	<b>IbsStOp</b> : <b>store op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation is a store operation.
0	<b>IbsLdOp</b> : <b>load op</b> . Read-write, Volatile. Reset: 0. 1=Tagged operation is a load operation.

## MSRC001\_1038 [IBS DC Linear Address] (Core::X86::Msr::IBS\_DC\_LINADDR)

Read-	Read-write, Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0	)_core[7:0]_thread[1:0]; MSRC001_1038			
Bits	Description			
63:0	<b>IbsDcLinAd</b> . Read-write, Volatile. Reset: 0000_0000_0000b. Provides the linear address in canonical form			
	for the tagged load or store operation. This field contains valid data only if			
	Core::X86::Msr::IBS OP DATA3[lbsDcLinAddrValid] is asserted.			

# MSRC001\_1039 [IBS DC Physical Address] (Core::X86::Msr::IBS\_DC\_PHYSADDR)

Read-	ead-write, Volatile. Reset: 0000_0000_0000_0000h.			
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_1039			
Bits	Description			
63:48	Reserved.			
47:0	10 IbsDcPhysAd: load or store physical address. Read-write, Volatile. Reset: 0000_0000_0000h. Provides the			
	physical address for the tagged load or store operation. The lower 12 bits are not modified by address translation,			
	so they are always the same as the linear address. This field contains valid data only if			
	Core::X86::Msr::IBS_OP_DATA3[IbsDcPhyAddrValid] is asserted.			

# MSRC001\_103A [IBS Control] (Core::X86::Msr::IBS\_CTL)

Read,I	Read,Error-on-write.			
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_103A			
Bits	Description			
63:9	Reserved.			
8	8 LvtOffsetVal: local vector table offset valid. Read,Error-on-write. Reset: X.			
7:4	Reserved.			
3:0	LvtOffset: local vector table offset. Read,Error-on-write. Reset: Xh.			

# MSRC001\_103B [IBS Branch Target Address] (Core::X86::Msr::BP\_IBSTGT\_RIP)

Read-w	rite,	Vo	latile.	Res	et:	0000	_000	0_00	00_	000	00h.	
_	-					-		_				

Support for this register indicated by Core::X86::Cpuid::IbsIdEax[BrnTrgt].

_lthree0	_core[7:0]_thread[1:0]; MSRC001_103B
Bits	Description
63:0	<b>IbsBrTarget</b> . Read-write, Volatile. Reset: 0000_0000_0000_0000h. The logical address in canonical form for the
	branch target. Contains a valid target if non-0. Qualified by Core::X86::Msr::IBS_OP_DATA[IbsOpBrnRet] == 1.

MSRO	C001_103C [IBS Fetch Control Extended] (Core::X86::Msr::IC_IBS_EXTD_CTL)
Read-	only,Volatile. Reset: 0000_0000_0000_0000h.
Suppo	rt for this register indicated by Core::X86::Cpuid::IbsIdEax[IbsFetchCtlExtd].
_lthree0_	_core[7:0]_thread[1:0]; MSRC001_103C
Bits	Description
63:16	Reserved.
15:0	<b>IbsItlbRefillLat: ITLB Refill Latency for the sampled fetch, if there is a reload</b> . Read-only, Volatile. Reset:
	0000h. The number of cycles when the fetch engine is stalled for an ITLB reload for the sampled fetch. If there is
	no reload, the latency is 0.

#### **2.1.14** Performance Monitor Counters

#### 2.1.14.1 RDPMC Assignments

There are six core performance event counters per thread, six performance events counters per L3 complex and four Data Fabric performance events counters mapped to the RDPMC instruction as follows:

- The RDPMC[5:0] instruction accesses core events. See 2.1.14.3 [Core Performance Monitor Counters].
- The RDPMC[9:6] instruction accesses data fabric events.
- The RDPMC[F:A] instruction accesses L3 cache events. See 2.1.14.4 [L3 Cache Performance Monitor Counters].

# 2.1.14.2 Large Increment per Cycle Events

Table 18: PMC\_Definitions

Term	Description
MergeEvent	A PMC event that is capable of counter increments greater than 15, thus requiring merging a pair
	of even/odd performance monitors.

The maximum increment for a regular performance event is 15 (i.e., a 4-bit event). However some event types can have a larger increments every cycle (example: Core::X86::Pmc::Core::FpRetSseAvxOps).

An option is provided for merging a pair of even/odd performance monitors to acquire an accurate count. First the odd numbered Core::X86::Msr::PERF\_CTL0..5 is programmed with the event Core::X86::Pmc::Core::Merge (PMCxFFF) with the enable bit (En) turned on and with the remaining bits off. Then the corresponding even numbered Core::X86::Msr::PERF\_CTL0..5 is programmed with the desired PMC event. The performance monitor combines the count value to an 8-bit increment event and extends the counter to a 64-bit counter.

Software wanting to preload a value to a merged counter pair writes the high-order 16-bit value to the low-order 16 bits of the odd counter and then writes the low-order 48-bit value to the even counter. Reading the even counter of the merged counter pair returns the full 64-bit value.

If an even performance monitor is programmed with the event Core::X86::Pmc::Core::Merge the Read results are undetermined. If an even performance monitor is programmed with a non-merge-able event (i.e., a 4-bit event) while the corresponding odd performance monitor is programmed as Merge, the Read results are undetermined. When discontinuing use of a merged counter pair, clear the Merge event from the odd performance monitor.

PMCxFFF [Merge] (Core::X86::Pmc::Core::Merge)	
See 2.1.14.2 [Large Increment per Cycle Events].	
PMCxFFF	
Bits	Description
7:0	Reserved.

#### 2.1.14.3 **Core Performance Monitor Counters**

This section provides the core performance counter events that may be selected through

Core::X86::Msr::PERF\_CTL0[EventSelect[11:8],EventSelect[7:0],UnitMask]. See Core::X86::Msr::PERF\_CTR. See

Core::X86::Msr::PERF\_LEGACY\_CTL0..3 and Core::X86::Msr::PERF\_LEGACY\_CTR.

#### 2.1.14.3.1 Floating-Point (FP) Events

Read-write.	Decet: OOh
Read-Wille	Reselt Dull.

This is a retire-based event. The number of retired SSE/AVX FLOPs. The number of events logged per cycle can vary from 0 to 64. This event requires the use of the MergeEvent since it can count above 15 events per cycle. See 2.1.14.2 [Large Increment per Cycle Events]. It does not provide a useful count without the use of the MergeEvent.

PMCx00	PMCx003	
Bits	Description	
7:4	Reserved.	
3	<b>MacFLOPs</b> : <b>Multiply-Accumulate FLOPs</b> . Read-write. Reset: 0. Each MAC operation is counted as 2 FLOPS.	
2	<b>DivFLOPs</b> : <b>Divide/square root FLOPs</b> . Read-write. Reset: 0.	
1	MultFLOPs: Multiply FLOPs. Read-write. Reset: 0.	
0	AddSubFLOPs: Add/subtract FLOPs. Read-write. Reset: 0.	

#### PMCx005 [Retired Serializing Ops] (Core::X86::Pmc::Core::FpRetiredSerOps)

Read-	Read-write. Reset: 00h.	
The ni	The number of serializing Ops retired.	
PMCx00	PMCx005	
Bits	Description	
7:4	Reserved.	
3	SseBotRet. Read-write. Reset: 0. SSE/AVX bottom-executing ops retired.	
2	SseCtrlRet. Read-write. Reset: 0. SSE/AVX control word mispredict traps.	
1	<b>X87BotRet</b> . Read-write. Reset: 0. x87 bottom-executing ops retired.	
0	<b>X87CtrlRet</b> . Read-write. Reset: 0. x87 control word mispredict traps due to mispredictions in RC or PC, or	
	changes in Exception Mask bits.	

### PMCx00E [FP Dispatch Faults] (Core::X86::Pmc::Core::FpDispFaults)

Read-	Read-write. Reset: 00h.	
Floatii	Floating-point Dispatch Faults.	
PMCx00	PMCx00E	
Bits	Description	
7:4	Reserved.	
3	YmmSpillFault: YMM Spill fault. Read-write. Reset: 0.	
2	YmmFillFault: YMM Fill fault. Read-write. Reset: 0.	
1	XmmFillFault: XMM Fill fault. Read-write. Reset: 0.	
0	x87FillFault: x87 Fill fault. Read-write. Reset: 0.	

#### 2.1.14.3.2 LS Events

Reserved.

0

PMC:	PMCx024 [Bad Status 2] (Core::X86::Pmc::Core::LsBadStatus2)	
Read-	Read-write. Reset: 00h.	
PMCx02	24	
Bits	Description	
7:2	Reserved.	
1	<b>StliOther</b> . Read-write. Reset: 0. Store-to-load conflicts: A load was unable to complete due to a non-forwardable	
	conflict with an older store. Most commonly, a load's address range partially but not completely overlaps with an	
	uncompleted older store. Software can avoid this problem by using same-size and same-alignment loads and	
	stores when accessing the same data. Vector/SIMD code is particularly susceptible to this problem; software	
	should construct wide vector stores by manipulating vector elements in registers using shuffle/blend/swap	
	instructions prior to storing to memory, instead of using narrow element-by-element stores.	

# PMCx025 [Retired Lock Instructions] (Core::X86::Pmc::Core::LsLocks) Read-write. Reset: 00h. PMCx025 Rite | Description

	Bits	Description
	7:1	Reserved.
Ì	0	<b>BusLock</b> . Read-write, Reset: 0. Comparable to legacy bus lock.

## PMCx026 [Retired CLFLUSH Instructions] (Core::X86::Pmc::Core::LsRetClClush)

[ · · · · · · · · · · · · · · · ·		
The number of retired CLFLUSH instructions. This is a non-speculative event.		
PMCx026		
Bits	Description	
7:0	Reserved.	

## PMCx027 [Retired CPUID Instructions] (Core::X86::Pmc::Core::LsRetCpuid)

The number of CPUID instructions retired.			
PMCx02	PMCx027		
Bits	Description		
7:0	Reserved.		

# PMCx029 [LS Dispatch] (Core::X86::Pmc::Core::LsDispatch)

Read-	Read-write. Reset: 00h.	
Count	Counts the number of operations dispatched to the LS unit. Unit Masks events are ADDed.	
PMCx02	29	
Bits	Description	
7:3	Reserved.	
2	<b>LdStDispatch</b> : <b>Load-op-Store Dispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a load from	
	and store to the same memory address.	
1	<b>StoreDispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a memory store.	
0	<b>LdDispatch</b> . Read-write. Reset: 0. Dispatch of a single op that performs a memory load.	

#### PMCx02B [SMIs Received] (Core::X86::Pmc::Core::LsSmiRx)

	,		
Reset:	Reset: 00h.		
Count	Counts the number of SMIs received.		
PMCx02	PMCx02B		
Bits	Description		
7:0	Reserved.		

PMC	x02C [Interrupts Taken] (Core::X86::Pmc::Core::LsIntTaken)	
Reset:	00h.	
Counts the number of interrupts taken.		
PMCx02C		
Bits	Description	
7:0	Reserved	

# PMCx035 [Store to Load Forward] (Core::X86::Pmc::Core::LsSTLF)

Number of STLF hits.		
PMCx035		
Bits	Description	
7:0	Reserved.	

# PMCx037 [Store Commit Cancels 2] (Core::X86::Pmc::Core::LsStCommitCancel2)

Read-write. Reset: 00h.		
PMCx037		
Bits	Description	
7:1	Reserved.	
0	<b>StCommitCancelWcbFull</b> . Read-write. Reset: 0. A non-cacheable store and the non-cacheable commit buffer is	
	full.	

# PMCx041 [LS MAB Allocates by Type] (Core::X86::Pmc::Core::LsMabAlloc)

		, , , , , , , , , , , , , , , , , , ,	
Read-	write. Rese	et: 00h.	
Count	s when a L	S pipe allocates a MAB entry.	
PMCx04	1		
Bits	Descripti	on	
7	Reserved		
6:0	LsMabA	llocation. Read-write. Reset: 00h.	
	ValidValues:		
	Value	Description	
	3Eh-	Reserved.	
	00h		
	3Fh	Load Store Allocations.	
	40h	Hardware Prefetcher Allocations.	
	7Eh-	Reserved.	
	41h		
	7Fh	All Allocations.	

# PMCx043 [Demand Data Cache Fills by Data Source] (Core::X86::Pmc::Core::LsDmndFillsFromSys)

Read-write. Reset: 00h.	
Demand Data Cache Fills by Data Source.	
PMCx043	
Bits	Description
7	Reserved.
6	<b>MemIoRemote</b> . Read-write. Reset: 0. From DRAM or IO connected in different Node.
5	Reserved.
4	ExtCacheRemote. Read-write. Reset: 0. From CCX Cache in different Node.
3	MemIoLocal. Read-write. Reset: 0. From DRAM or IO connected in same node.
2	<b>ExtCacheLocal</b> . Read-write. Reset: 0. From cache of different CCX in same node.
1	<b>IntCache</b> . Read-write. Reset: 0. From L3 or different L2 in same CCX.
0	LclL2. Read-write. Reset: 0. From Local L2 to the core.

PMC	x044 [Any Data Cache Fills by Data Source] (Core::X86::Pmc::Core::LsAnyFillsFromSys)	
Read-write. Reset: 00h.		
Any Data Cache Fills by Data Source.		
PMCx04	14	
Bits	Description	
7	Reserved.	
6	<b>MemIoRemote</b> . Read-write. Reset: 0. From DRAM or IO connected in different Node.	
5	Reserved.	
4	ExtCacheRemote. Read-write. Reset: 0. From CCX Cache in different Node.	
3	MemIoLocal. Read-write. Reset: 0. From DRAM or IO connected in same node.	
2	<b>ExtCacheLocal</b> . Read-write. Reset: 0. From cache of different CCX in same node.	
1	<b>IntCache</b> . Read-write. Reset: 0. From L3 or different L2 in same CCX.	
0	LclL2. Read-write. Reset: 0. From Local L2 to the core.	

### PMCx045 [L1 DTLB Misses] (Core::X86::Pmc::Core::LsL1DTlbMiss)

	- ,		
Read-write. Reset: 00h.			
PMCx04	PMCx045		
Bits	Description		
7	<b>TlbReload1GL2Miss</b> . Read-write. Reset: 0. DTLB reload to a 1-G page that also missed in the L2 TLB.		
6	<b>TlbReload2ML2Miss</b> . Read-write. Reset: 0. DTLB reload to a 2-M page that also missed in the L2 TLB.		
5	TlbReloadCoalescedPageMiss. Read-write. Reset: 0. DTLB reload to a coalesced page that also missed in the		
	L2 TLB.		
4	<b>TlbReload4KL2Miss</b> . Read-write. Reset: 0. DTLB reload to a 4-K page that missed the L2 TLB.		
3	<b>TlbReload1GL2Hit</b> . Read-write. Reset: 0. DTLB reload to a 1-G page that hit in the L2 TLB.		
2	<b>TlbReload2ML2Hit</b> . Read-write. Reset: 0. DTLB reload to a 2-M page that hit in the L2 TLB.		
1	<b>TlbReloadCoalescedPageHit</b> . Read-write. Reset: 0. DTLB reload to a coalesced page that hit in the L2 TLB.		
0	<b>TlbReload4KL2Hit</b> . Read-write. Reset: 0. DTLB reload to a 4-K page that hit in the L2 TLB.		

### PMCx047 [Misaligned loads] (Core::X86::Pmc::Core::LsMisalLoads)

	- 0 - 1	
Read-write. Reset: 00h.		
PMCx047		
Bits	Description	
7:2	Reserved.	
1	MA4K. Read-write. Reset: 0. The number of 4-KB misaligned (i.e., page crossing) loads.	
0	MA64. Read-write. Reset: 0. The number of 64-B misaligned (i.e., cacheline crossing) loads.	

# PMCx04B [Prefetch Instructions Dispatched] (Core::X86::Pmc::Core::LsPrefInstrDisp)

Read-write. Reset: 00h.		
Software Prefetch Instructions Dispatched (Speculative).		
PMCx04B		
Bits	Description	
7:3	Reserved.	
2	<b>PREFETCHNTA</b> . Read-write. Reset: 0. PrefetchNTA instruction. See docAPM3 PREFETCHlevel.	
1	<b>PREFETCHW</b> . Read-write. Reset: 0. PrefetchW instruction. See docAPM3 PREFETCHW.	
0	<b>PREFETCH</b> . Read-write. Reset: 0. PrefetchT0, T1 and T2 instructions. See docAPM3 PREFETCHlevel.	

# PMCx052 [Ineffective Software Prefetches] (Core::X86::Pmc::Core::LsInefSwPref)

	Read	-write.	Reset:	00h.
--	------	---------	--------	------

The number of software prefetches that did not fetch data outside of the processor core.

PMCx052

Bits	Description
7:2	Reserved.
1	<b>MabMchCnt</b> . Read-write. Reset: 0. Software PREFETCH instruction saw a match on an already-allocated miss
	request buffer.
0	<b>DataPipeSwPfDcHit</b> . Read-write. Reset: 0. Software PREFETCH instruction saw a DC hit.

#### PMCx059 [Software Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsSwPfDcFills)

TWO XUU JUNE THE THE CHEET HIS COTC XUU I III COTC LISUNTIDET HIS		
Read-write. Reset: 00h.		
Software Prefetch Data Cache Fills by Data Source.		
PMCx05	9	
Bits	Description	
7	Reserved.	
6	<b>MemIoRemote</b> . Read-write. Reset: 0. From DRAM or IO connected in different Node.	
5	Reserved.	
4	<b>ExtCacheRemote</b> . Read-write. Reset: 0. From CCX Cache in different Node.	
3	MemIoLocal. Read-write. Reset: 0. From DRAM or IO connected in same node.	
2	<b>ExtCacheLocal</b> . Read-write. Reset: 0. From cache of different CCX in same node.	
1	IntCache. Read-write. Reset: 0. From L3 or different L2 in same CCX.	
0	LclL2. Read-write. Reset: 0. From Local L2 to the core.	

#### PMCx05A [Hardware Prefetch Data Cache Fills] (Core::X86::Pmc::Core::LsHwPfDcFills)

	(Corecond (Line and Corecond State Street Corecond Street Corecond Street Corecond Street Corecond Street Corecond Street Corecond S		
Read-write. Reset: 00h.			
Hardw	Hardware Prefetch Data Cache Fills by Data Source.		
PMCx05	A		
Bits	Bits Description		
7	Reserved.		
6	<b>MemIoRemote</b> . Read-write. Reset: 0. From DRAM or IO connected in different Node.		
5	Reserved.		
4	<b>ExtCacheRemote</b> . Read-write. Reset: 0. From CCX Cache in different Node.		
3	<b>MemIoLocal</b> . Read-write. Reset: 0. From DRAM or IO connected in same node.		
2	<b>ExtCacheLocal</b> . Read-write. Reset: 0. From cache of different CCX in same node.		
1	<b>IntCache</b> . Read-write. Reset: 0. From L3 or different L2 in same CCX.		
0	<b>LclL2</b> . Read-write. Reset: 0. From Local L2 to the core.		

#### PMCx05F [Count of Allocated Mabs] (Core::X86::Pmc::Core::LsAllocMabCount)

This event counts the in-flight L1 data cache misses (allocated Miss Address Buffers) divided by 4 and rounded down each cycle unless used with the MergeEvent functionality. If the MergeEvent is used, it counts the exact number of outstanding L1 data cache misses. See 2.1.14.2 [Large Increment per Cycle Events].

İ	PMCx05	PMCx05F					
	Bits	Description					
	7:0	Reserved.					

# PMCx076 [Cycles not in Halt] (Core::X86::Pmc::Core::LsNotHaltedCyc)

TWOKO'O [Cycles not in Than] (Core		
PMCx07	76	
Bits	Description	
7:0	Reserved.	

#### **2.1.14.3.3 IC and BP Events**

Note: All instruction cache events are speculative events unless specified otherwise.

## PMCx082 [Instruction Cache Refills from L2] (Core::X86::Pmc::Core::IcCacheFillL2)

The number of 64-byte instruction cache lines fulfilled from the L2 cache.

PMCx082

Bits Description

7:0 Reserved.

#### PMCx083 [Instruction Cache Refills from System] (Core::X86::Pmc::Core::IcCacheFillSys)

The number of 64-byte instruction cache line fulfilled from system memory or another cache.

PMCx083

Bits Description

7:0 Reserved.

#### PMCx084 [L1 ITLB Miss, L2 ITLB Hit] (Core::X86::Pmc::Core::BpL1TlbMissL2TlbHit)

The number of instruction fetches that miss in the L1 ITLB but hit in the L2 ITLB.

PMCx084

Bits Description

7:0 Reserved.

# PMCx085 [ITLB Reload from Page-Table walk] (Core::X86::Pmc::Core::BpL1TlbMissL2TlbMiss)

Read-write. Reset: 00h.

The number of valid fills into the ITLB originating from the LS Page-Table Walker. Tablewalk requests are issued for L1-ITLB and L2-ITLB misses.

PMCx085

Bits	Description	
7:4	Reserved.	
3	Coalesced4K. Read-write. Reset: 0. Walk for >4-K Coalesced page.	
2	IF1G. Read-write. Reset: 0. Walk for 1-G page.	
1	IF2M. Read-write. Reset: 0. Walk for 2-M page.	
0	IF4K. Read-write. Reset: 0. Walk to 4-K page.	

# PMCx08B [L2 Branch Prediction Overrides Existing Prediction (speculative)]

(Core::X86::Pmc::Core::BpL2BTBCorrect)

PMCx08B

Bits | Description

7:0 Reserved.

#### PMCx08E [Dynamic Indirect Predictions] (Core::X86::Pmc::Core::BpDynIndPred)

The number of times a branch used the indirect predictor to make a prediction.

PMCx08E

Bits Description

7:0 Reserved.

#### PMCx091 [Decode Redirects] (Core::X86::Pmc::Core::BpDeReDirect)

Reset: 00h.

The number of times the instruction decoder overrides the predicted target.

PMCx091

Bits Description

7:0 Reserved.

#### PMCx094 [L1 TLB Hits for Instruction Fetch] (Core::X86::Pmc::Core::BpL1TlbFetchHit)

Read-write. Reset: 00h.

The number of instruction fetches that hit in the L1 ITLB.

PMCx094

Bits	Description	
7:3	Reserved.	
2	<b>IF1G</b> . Read-write. Reset: 0. L1 Instruction TLB hit (1-G page size).	
1	<b>IF2M</b> . Read-write. Reset: 0. L1 Instruction TLB hit (2-M page size).	
0	IF4K. Read-write. Reset: 0. L1 Instruction TLB hit (4-K or 16-K page size).	

PMCx18E [IC Tag Hit/Miss Events] (Core::X86::Pmc::Core::IcTagHitMiss)			
Read-write. Reset: 00h.			
Counts various IC tag related hit and miss events.			
PMCx18E			
S Description			
Reserved.			
IcAccess	Types. Read-write. Reset: 00h. Instruction Cache accesses.		
ValidValues:			
Value	Description		
06h-00h	Reserved.		
07h	Instruction Cache Hit.		
17h-08h	Reserved.		
18h	Instruction Cache Miss.		
1Eh-	Reserved.		
	write. Resess various In the second of the s		

# PMCx28F [Op Cache Hit/Miss] (Core::X86::Pmc::Core::OpCacheHitMiss)

All Instruction Cache Accesses.

1 111 02	Threazor [op cache member] (corexxxxx membersxxxxxx			
Read-write. Reset: 00h.				
Counts	Counts Op Cache micro-tag hit/miss events.			
PMCx28	BF			
Bits	Bits Description			
7:3	Reserved	•		
2:0	OpCacheAccesses. Read-write. Reset: 0h.			
	ValidValues:			
	Value	Description		
	2h-0h	Reserved.		
	3h	Op Cache Hit.		
	4h	Op Cache Miss.		
	6h-5h	Reserved.		
	7h	All Op Cache accesses.		

#### 2.1.14.3.4 **DE Events**

19h

1Fh

PMCx0A9 [Op Queue Empty] (Core::X86::Pmc::Core::DeOpQueueEmpty)			
Reset:	00h.		
Cycles	Cycles where the Op Queue is empty.		
PMCx0A9			
Bits	Description		
7:0	Reserved.		

# PMCx0AB [Types of Ops Dispatched From Decoder] (Core::X86::Pmc::Core::DeDisOpsFromDecoder)

Read-write. Reset: 00h.

Counts the number of ops dispatched from the decoder classified by op type. The UnitMask value encodes which types of ops are counted.

PMCx0A	AB			
Bits	Description			
7	<b>OpCountingMode</b> . Read-write. Reset: 0. 0=Count aligns with IBS count. 1=Count aligns with retire count			
	(PMCx0C1).			
6:5	Reserved.			
4:0	DispOpType. Read-write. Reset: 00h.			
	ValidValues:			
	Value	Description		
	03h-00h	Reserved.		
	04h	Any FP dispatch.		
	07h-05h	Reserved.		
	08h	Any Integer dispatch.		
	1Fh-09h	Reserved.		

# PMCx0AE [Dispatch Resource Stall Cycles 1] (Core::X86::Pmc::Core::DeDisDispatchTokenStalls1)

Read-write. Reset: 00h.

Cycles where a dispatch group is valid but does not get dispatched due to a Token Stall. UnitMask bits select the stall types included in the count.

PMCx0	AE A CONTRACTOR OF THE PROPERTY OF THE PROPERT	
Bits	Description	
7	<b>FpFlushRecoveryStall</b> . Read-write. Reset: 0. Counts FP Flush Recovery stall cycles.	
6	<b>FPSchRsrcStall: FP scheduler resource stall</b> . Read-write. Reset: 0. Counts FP Scheduler token stall cycles	
5	<b>FpRegFileRsrcStall: floating-point register file resource stall</b> . Read-write. Reset: 0. Counts FP Register File	
	token stall cycles. This applies to all ops that have an FP or SIMD destination register	
4	<b>TakenBrnchBufferRsrc: taken branch buffer resource stall</b> . Read-write. Reset: 0. Counts Taken Branch Buffer	
	token stall cycles.	
3	Reserved.	
2	<b>StoreQueueRsrcStall: Store Queue resource stall</b> . Read-write. Reset: 0. Counts Store Queue token stall cycles.	
1	<b>LoadQueueRsrcStall</b> : <b>Load Queue resource stall</b> . Read-write. Reset: 0. Counts Load Queue token stall cycles.	
0	IntPhyRegFileRsrcStall: Integer Physical Register File resource stall. Read-write. Reset: 0. Counts Integer	
	PRF token stall cycles. This applies to all ops that have an integer destination register.	

# PMCx0AF [Dynamic Tokens Dispatch Stall Cycles 2] (Core::X86::Pmc::Core::DeDisDispatchTokenStalls2)

Read-write. Reset: 00h.

Cycles where a dispatch group is valid but does not get dispatched due to a token stall. UnitMask bits select the stall types included in the count.

PMCx0AF		
Bits	Description	
7:6	Reserved.	
5	RetireTokenStall. Read-write. Reset: 0. Counts Retire Queue token stall cycles.	
4	Reserved.	
3	IntSch3TokenStall. Read-write. Reset: 0. Counts Integer Scheduler Queue 3 token stall cycles.	
2	IntSch2TokenStall. Read-write. Reset: 0. Counts Integer Scheduler Queue 2 token stall cycles.	
1	IntSch1TokenStall. Read-write. Reset: 0. Counts Integer Scheduler Queue 1 token stall cycles.	
0	<b>IntSch0TokenStall</b> . Read-write. Reset: 0. Counts Integer Scheduler Queue 0 token stall cycles.	

#### 2.1.14.3.5 EX (SC) Events

#### PMCx0C0 [Retired Instructions] (Core::X86::Pmc::Core::ExRetInstr)

The number of instructions retired.

PMCx0C0

Bits Description

7:0 Reserved.

#### PMCx0C1 [Retired Ops] (Core::X86::Pmc::Core::ExRetOps)

The number of macro-ops retired.

PMCx0C1

Bits Description

7:0 Reserved.

#### PMCx0C2 [Retired Branch Instructions] (Core::X86::Pmc::Core::ExRetBrn)

The number of branch instructions retired. This includes all types of architectural control flow changes, including exceptions and interrupts.

PMCx0C2

Bits Description

7:0 Reserved.

#### PMCx0C3 [Retired Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnMisp)

The number of retired branch instructions, that were mispredicted.

PMCx0C3

Bits Description

7:0 Reserved.

### PMCx0C4 [Retired Taken Branch Instructions] (Core::X86::Pmc::Core::ExRetBrnTkn)

The number of taken branches that were retired. This includes all types of architectural control flow changes, including exceptions and interrupts.

PMCx0C4

Bits Description

7:0 Reserved.

#### PMCx0C5 [Retired Taken Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnTknMisp)

The number of retired taken branch instructions that were mispredicted.

PMCx0C5

Bits Description

7:0 Reserved.

#### PMCx0C6 [Retired Far Control Transfers] (Core::X86::Pmc::Core::ExRetBrnFar)

The number of far control transfers retired including far call/jump/return, IRET, SYSCALL and SYSRET, plus exceptions and interrupts. Far control transfers are not subject to branch prediction.

PMCx0C6

Bits Description

7:0 Reserved.

#### PMCx0C8 [Retired Near Returns] (Core::X86::Pmc::Core::ExRetNearRet)

The number of near return instructions (RET or RET Iw) retired.

PMCx0C8

Bits Description

7:0 Reserved.

#### PMCx0C9 [Retired Near Returns Mispredicted] (Core::X86::Pmc::Core::ExRetNearRetMispred)

The number of near returns retired that were not correctly predicted by the return address predictor. Each such mispredict

	incurs	the same penalty as a mispredicted conditional branch instruction.
PMCx0C9		C9
	Bits	Description
	7:0	Reserved.

#### PMCx0CA [Retired Indirect Branch Instructions Mispredicted] (Core::X86::Pmc::Core::ExRetBrnIndMisp)

The number of indirect branches retired that were not correctly predicted. Each such mispredict incurs the same penalty as a mispredicted conditional branch instruction. Note that only EX mispredicts are counted.

PMCx0CA

PIVICXUC	∠A
Bits	Description
7:0	Reserved.

## PMCx0CB [Retired MMX/FP Instructions] (Core::X86::Pmc::Core::ExRetMmxFpInstr)

Read-write. Reset: 00h.

The number of MMX, SSE or x87 instructions retired. The UnitMask allows the selection of the individual classes of instructions as given in the table. Each increment represents one complete instruction. Since this event includes non-numeric instructions it is not suitable for measuring MFLOPs.

PMCx0CB

Bits	Description
7:3	Reserved.
2	<b>SseInstr</b> . Read-write. Reset: 0. SSE instructions (SSE, SSE2, SSE3, SSE3, SSE4A, SSE41, SSE42, AVX).
1	MmxInstr. Read-write. Reset: 0. MMX instructions.
0	X87Instr: x87 instructions. Read-write. Reset: 0.

### PMCx0CC [Retired Indirect Branch Instructions] (Core::X86::Pmc::Core::ExRetIndBrchInstr)

	- '
The n	umber of indirect branches retired.
PMCx00	CC
Bits	Description
7:0	Reserved.

#### PMCx0D1 [Retired Conditional Branch Instructions] (Core::X86::Pmc::Core::ExRetCond)

PMCx0I	D1
Bits	Description
7:0	Reserved.

#### PMCx0D3 [Div Cycles Busy count] (Core::X86::Pmc::Core::ExDivBusy)

		_
PMCx0I	}	
Bits	Description	
7:0	Reserved.	

#### PMCx0D4 [Div Op Count] (Core::X86::Pmc::Core::ExDivCount)

PMCx01	D4
Bits	Description
7:0	Reserved.

# PMCx1C7 [Retired Mispredicted Branch Instructions due to Direction Mismatch]

# (Core::X86::Pmc::Core::ExRetMsprdBrnchInstrDirMsmtch)

The number of retired conditional branch instructions that were not correctly predicted because of a branch direction mismatch.

PMCx1C7

11110111	
Bits	Description
7:0	Reserved.

PMC	A1CF [Tagged IBS Ops] (Core::X86::Pmc::Core::ExTaggedIbsOps)
Read-	write. Reset: 00h.
Count	s Op IBS related events.
PMCx10	CF CF
Bits	Description
7:3	Reserved.
2	<b>IbsCountRollover</b> . Read-write. Reset: 0. Number of times an op could not be tagged by IBS because of a
	previous tagged op that has not retired.
1	<b>IbsTaggedOpsRet</b> . Read-write. Reset: 0. Number of Ops tagged by IBS that retired.
0	<b>IbsTaggedOps</b> . Read-write. Reset: 0. Number of Ops tagged by IBS.

# PMCx1D0 [Retired Fused Instructions] (Core::X86::Pmc::Core::ExRetFusedInstr)

Reset:	00h.
Count	s retired fused instructions.
PMCx1I	00
Bits	Description
7:0	Reserved.

### **2.1.14.3.6 L2 Cache Events**

PMC	x060 [Requests to L2 Group1] (Core::X86::Pmc::Core::L2RequestG1)
Read-	write. Reset: 00h.
All L2	Cache Requests (Breakdown 1 - Common).
PMCx06	0
Bits	Description
7	RdBlkL. Read-write. Reset: 0. Data Cache Reads (including hardware and software prefetch).
6	RdBlkX. Read-write. Reset: 0. Data Cache Stores.
5	LsRdBlkC_S. Read-write. Reset: 0. Data Cache Shared Reads.
4	CacheableIcRead. Read-write. Reset: 0. Instruction Cache Reads.
3	ChangeToX: Data Cache State Change Requests. Read-write. Reset: 0. Request change to writable, check L2
	for current state.
2	<b>PrefetchL2Cmd</b> . Read-write. Reset: 0.
1	<b>L2HwPf</b> : <b>L2 Prefetcher</b> . Read-write. Reset: 0. All prefetches accepted by L2 pipeline, hit or miss. Types of PF
	and L2 hit/miss broken out in a separate perfmon event.
0	Reserved.

PMC	x064 [Core to L2 Cacheable Request Access Status] (Core::X86::Pmc::Core::L2CacheReqStat)
Read-	write. Reset: 00h.
L2 Ca	che Request Outcomes (not including L2 Prefetch).
PMCx06	4
Bits	Description
7	LsRdBlkCS: Data Cache Shared Read Hit in L2. Read-write. Reset: 0.
6	LsRdBlkLHitX: Data Cache Read Hit in L2. Read-write. Reset: 0. Modifiable.
5	LsRdBlkLHitS: Data Cache Read Hit Non-Modifiable Line in L2. Read-write. Reset: 0.
4	LsRdBlkX: Data Cache Store or State Change Hit in L2. Read-write. Reset: 0.
3	LsRdBlkC: Data Cache Req Miss in L2 (all types). Read-write. Reset: 0.
2	IcFillHitX: Instruction Cache Hit Modifiable Line in L2. Read-write. Reset: 0.
1	IcFillHitS: Instruction Cache Hit Non-Modifiable Line in L2. Read-write. Reset: 0.
0	IcFillMiss: Instruction Cache Req Miss in L2. Read-write. Reset: 0.

PMCx070 [Prefetcher Hits in L2] (Core::X86::Pmc::Core::L2PfHitL2)
---

Read-write. Reset: 00h.

Counts all prefetches accepted by the L2 pipeline which hit in the L2 cache.

PMCx070

#### Bits Description

7:0 **Prefetches**. Read-write. Reset: 00h.

#### ValidValues

vandvan	ues:
Value	Description
1Eh-	Reserved.
00h	
1Fh	Counts requests generated from L2 Hardware Prefetchers.
DFh-	Reserved.
20h	
E0h	Counts requests generated from L1 DC Hardware Prefetchers.
FEh-	Reserved.
E1h	
FFh	Counts requests generated from L1 DC and L2 Hardware Prefetchers.

#### PMCx071 [Prefetcher Hits in L3] (Core::X86::Pmc::Core::L2PfMissL2HitL3)

Read-write. Reset: 00h.

Counts all prefetches accepted by the L2 pipeline which miss the L2 cache and hit the L3.

PMCx071

# **Bits Description**

7:0 PrefetchesMissL2HitL3. Read-write. Reset: 00h.

#### ValidValues.

vallu val	ucs.
Value	Description
1Eh-	Reserved.
00h	
1Fh	Counts requests generated from L2 Hardware Prefetchers.
DFh-	Reserved.
20h	
E0h	Counts requests generated from L1 DC Hardware Prefetchers.
FEh-	Reserved.
E1h	
FFh	Counts requests generated from L1 DC and L2 Hardware Prefetchers.

### PMCx072 [Prefetcher Misses in L3] (Core::X86::Pmc::Core::L2PfMissL2L3)

Read-write. Reset: 00h.

Counts all prefetches accepted by the L2 pipeline which miss the L2 and the L3 caches.

PMCx072

# Bits Description

PrefetchesMissL2L3. Read-write. Reset: 00h.

	ues:
Value	Description
1Eh-	Reserved.
00h	
1Fh	Counts requests generated from L2 Hardware Prefetchers.
DFh-	Reserved.
20h	
E0h	Counts requests generated from L1 DC Hardware Prefetchers.

FEh-	Reserved.
E1h	
FFh	Counts requests generated from L1 DC and L2 Hardware Prefetchers.

#### 2.1.14.4 L3 Cache Performance Monitor Counters

The L3 cache is organized as eight "slices" of L3 shared by eight cores.

This section provides the core performance counter events that may be selected through Core::X86::Msr::ChL3PmcCfg.

- Unless otherwise noted, Family 19h L3 Perfmon events utilize Core::X86::Msr::ChL3PmcCfg[SliceId] to select an individual slice or Core::X86::Msr::ChL3PmcCfg[EnAllSlices] to select all slices.
- Family 19h L3 Perfmon events utilize Core::X86::Msr::ChL3PmcCfg[CoreId] to select an individual core or Core::X86::Msr::ChL3PmcCfg[EnAllCores] to select all cores.
- Unless otherwise noted, L3 PMC's require Core::X86::Msr::ChL3PmcCfg[CoreId] to be set or the PMC count is zero.
- When in non-SMT mode, thread[0] must be selected for events that don't ignore ThreadMask.

#### **2.1.14.4.1 L3 Cache PMC Events**

L3PM	L3PMCx04 [All L3 Cache Requests] (Core::X86::Pmc::L3::L3LookupState)							
Read-write. Reset: 00h.								
L3PMC:	L3PMCx04							
Bits	Description							
7:0	AllL3ReqTyps: To measure, set to 0xFF (All); 0x01 (L3 miss); 0xFE (L3 hit). Read-write. Reset: 00h.							

#### L3PMCx90 [L3 Cache Miss Latency] (Core::X86::Pmc::L3::XiSysFillLatency)

Ignores SliceID, EnAllSlices, CoreID, EnAllCores and ThreadMask

Each cycle, this event increments by the total number of read requests outstanding from the CCX divided by XiSysFillLatencyDivider. The user can calculate the average system fill latency in cycles by multiplying by XiSysFillLatencyDivider and dividing by the total number of fill requests over the same period (counted by event 0x9A UserMask 0x1F). XiSysFillLatencyDivider is 16 for this product, but may change for future products.

L3PMCx90

L	LOFIVICA	250
	Bits	Description
	7:0	Reserved.

#### L3PMCx9A [L3 Misses by Request Type] (Core::X86::Pmc::L3::XiCcxSdpReq1)

101 101	texbri [15 misses by request Type] (corexvo me15xveexbupreqr)							
Reset: 00h.								
Ignores SliceID, EnAllSlices, CoreID, EnAllCores and ThreadMask.								
Requires unit mask 0xFF to engage event for counting.								
L3PMCx	49A							
Bits	Description							
7:0	Reserved.							

#### 2.1.15 Instruction Based Sampling (IBS)

IBS is a code profiling mechanism that enables the processor to select a random instruction fetch or macro-op after a programmed time interval has expired and record specific performance information about the operation. An interrupt is generated when the operation is complete as specified by Core::X86::Msr::IBS\_CTL. An interrupt handler can then read the performance information that was logged for the operation.

The IBS mechanism is split into two parts: instruction fetch performance controlled by

Core::X86::Msr::IBS\_FETCH\_CTL; and instruction execution performance controlled by

Core::X86::Msr::IBS\_OP\_CTL. Instruction fetch sampling provides information about instruction TLB and instruction cache behavior for fetched instructions. Instruction execution sampling provides information about op execution behavior. The data collected for instruction fetch performance is independent from the data collected for instruction execution performance. Support for the IBS feature is indicated by the Core::X86::Cpuid::FeatureExtIdEcx[IBS].

Instruction fetch performance is profiled by recording the following performance information for the tagged instruction fetch:

- If the instruction fetch completed or was aborted. See Core::X86::Msr::IBS\_FETCH\_CTL.
- The number of clock cycles spent on the instruction fetch. See Core::X86::Msr::IBS\_FETCH\_CTL.
- If the instruction fetch hit or missed the IC, hit/missed in the L1 and L2 TLBs, and page size. See Core::X86::Msr::IBS\_FETCH\_CTL.
- The linear address, physical address associated with the fetch. See Core::X86::Msr::IBS\_FETCH\_LINADDR, Core::X86::Msr::IBS\_FETCH\_PHYSADDR.

Instruction execution performance is profiled by tagging one macro-op associated with an instruction. Instructions that decode to more than one macro-op return different performance data depending upon which macro-op associated with the instruction is tagged. These macro-ops are associated with the RIP of the next instruction to retire. The following performance information is returned for the tagged op:

- Branch and execution status. See Core::X86::Msr::IBS\_OP\_DATA.
- Branch target address for branch ops. See Core::X86::Msr::BP\_IBSTGT\_RIP.
- The logical address associated with the op. See Core::X86::Msr::IBS\_OP\_RIP.
- The linear and physical address associated with a load or store op. See Core::X86::Msr::IBS\_DC\_LINADDR, Core::X86::Msr::IBS\_DC\_PHYSADDR.
- The data cache access status associated with the op: DC hit/miss, DC miss latency, TLB hit/miss, TLB page size. See Core::X86::Msr::IBS\_OP\_DATA3.
- The number clocks from when the op was tagged until the op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- The number clocks from when the op completes execution until the op retires. See Core::X86::Msr::IBS\_OP\_DATA.
- Source information for DRAM and MMIO. See Core::X86::Msr::IBS\_OP\_DATA2.

#### 3 Reliability, Availability, and Serviceability (RAS) Features

A full implementation of RAS involves capabilities and support from the processor design, board hardware design, BIOS, firmware, and software.

#### 3.1 Machine Check Architecture

*Table 19: Machine Check Terms and Acronyms* 

Term	Description					
MCA	Machine Check Architecture.					
MCAX	Machine Check Architecture eXtensions.					
WRIG	Writes Ignored.					

#### 3.1.1 Overview

The processor contains logic and registers to detect, log, and correct errors in the data or control paths. The Machine Check Architecture (MCA) defines facilities by which processor and system hardware errors are logged and reported to system software. This allows system software to perform a strategic role in recovery from and diagnosis of hardware errors.

#### 3.1.1.1 Legacy Machine Check Architecture

The legacy x86 Machine Check Architecture (MCA) refers to the standard x86 facilities for error logging and reporting. Refer to the AMD64 Architecture Programmer's Manual for an architectural overview of the Machine Check Architecture.

Support for the MCA is indicated by Core::X86::Cpuid::FeatureIdEdx[MCA] or Core::X86::Cpuid::FeatureExtIdEdx[MCA].

## 3.1.1.2 Machine Check Architecture Extensions

Machine Check Architecture Extensions (MCAX) is AMD's x86-64 extension to the Machine Check Architecture.

#### Goals of MCAX include:

- Accommodate a variety of implementations, where each implementation may have a different assignment of MCA bank to block.
  - For example, one implementation may have 1 memory channel with an MCA bank, and another otherwise identical implementation may have 2 memory channels, each with their own MCA bank. Therefore, MCA bank allocation will appear different between these two implementations. MCAX is designed to require no assumptions about which MCA banks access which blocks.
  - Provide granular information for error logging, to improve error handling and diagnosibility.
  - Preserve compatibility with system software which is not MCAX-aware.

#### Features of the MCA Extensions include:

- Increased MCA Bank Count: Features to support an expansion of the number of MCA banks supported by AMD processors.
- MCA Extension Registers: Expanded information logged in MCA banks to allow for improved error handling, better diagnosability, and future scalability.
- MCA DOER/SEER Roles: Separation of MCA information to take advantage of emerging software roles, namely

Error Management (Dynamic Operational Error Handling, or DOER) for managing running programs, and Fault Management (Symptom Elaboration of Errors, or SEER) for hardware diagnosability and reconfiguration. This clearer separation is accompanied by the assurances of architectural state (vs. implementation dependent state), so that operating systems can rely on the state and exploit new functionality.

Support for Machine Check Architecture Extensions (MCAX) is indicated by Core::X86::Cpuid::RasCap[ScalableMca].

#### 3.1.1.3 Use of MCA Information

The MCA registers contain information that can be used for multiple purposes. Some of this information is architecturally specified, and remains consistent from generation to generation, enabling portable, stable code. Some of this information is implementation specific; it is vital for diagnosis and other software functions, but may change with new implementations. It is important to understand how this information is categorized, and how it should be used. This section describes a framework for that.

There are two fundamental roles to be carried out after an error occurs; Error Management and Fault Management. All information required for Error Management is architectural and stable; some information required for Fault Management is also architectural.

#### 3.1.1.3.1 Error Management

Error Management describes actions necessary by operational software (e.g., the operating system or the hypervisor) to manage running programs that are affected by the error. The list of possible actions for operational error management is generally fairly short: take no action; terminate a single affected process, program, or virtual machine; terminate system operation. The Error Management role is defined as the DOER role (Dynamic Operational Error Handling). The name is intended to indicate an active role in managing running programs. Information used by the DOER is fairly limited and straightforward. It includes only those status fields needed to make decisions about the scope and severity of the error, and to determine what immediate action is to be taken.

#### 3.1.1.3.2 Fault Management

Fault Management describes optional actions for purposes of diagnosis, repair, and reconfiguration of the underlying hardware. The Fault Management role is described as SEER (Symptom Elaboration of Errors) because it peers further into hardware behavior and may try to influence future behavior via Predictive Fault Analysis, reconfiguration, service actions, etc. Because the SEER depends on understanding specifics of hardware configuration, it necessarily requires implementation specific knowledge and may not be portable across implementations.

Fields that are not explicitly specified as DOER are SEER. By separating error handling software into DOER and SEER roles, programmers can create both simpler and more functional code. The terms DOER and SEER appear in other sections of this document as an aid to reasoning about error handling and understanding actions to be taken.

## 3.1.2 Machine Check Registers

Host software references MCA registers via MSRs. MSRs are accessed through x86 WRMSR and RDMSR instructions. MSR addresses are private to a logical core; a given MSR referenced by two different cores results in references to two different MCA registers.

### 3.1.2.1 Global Registers

Core::X86::Cpuid::FeatureIdEdx[MCA] or Core::X86::Cpuid::FeatureExtIdEdx[MCA] indicates the presence of the following machine check registers:

- Core::X86::Msr::MCG\_CAP
  - Reports how many machine check register banks are supported. This value reflects the number of MCA
    banks visible to that logical core. Some banks may be RAZ/WRIG either due to the bank being reserved
    or unused on this processor or because the block's MCA bank is controlled by another logical core.
- Core::X86::Msr::MCG STAT
  - Provides basic information about processor state after the occurrence of a machine check error.
- Core::X86::Msr::MCG CTL
  - Used by software to enable or disable the logging and reporting of machine check errors in the error reporting banks. Some bits may be RAZ/WRIG either due to the bank being reserved or unused on this processor or because the block's MCA bank is controlled by another logical core.
- Core::X86::Msr::McaIntrCfg
  - Used by software to configure certain machine check interrupts.

#### 3.1.2.2 Machine Check Banks

A processor contains multiple blocks, and some of them have banks of machine check architecture registers (MCA banks). An MCA bank logs and reports errors to software.

The legacy MCA supports up to 32 MCA banks per logical core. MCAX supports up to 64 MCA banks per logical core.

The processor ensures that non-zero error status in an MCA bank is visible to exactly one logical core in a system, and that error notifications are directed to that logical core. Hardware also makes MCA bank configuration and control registers available to exactly one logical core. Banks associated with a CPU core are controlled by that logical core. Banks associated with other blocks are controlled by an implementation-specific logical core.

# 3.1.2.2.1 Legacy MCA Registers

Each legacy MCA bank allocates address space for 4 legacy MCA registers.

The legacy MCA registers include:

- MCA CTL
  - Enables error reporting via machine check exception.
- MCA\_STATUS
  - Logs information associated with errors.
- MCA\_ADDR
  - Logs address information associated with errors.
- MCA MISCO
  - Logs miscellaneous information associated with errors.

#### 3.1.2.2.2 Legacy MCA MSRs

The legacy MCA MSRs are MSR0000\_04[7F:00]. The legacy MCA MSR space contains 32 banks of 4 registers per bank. The layout of the legacy MCA MSR space is given in Table 20 [Legacy MCA MSR Layout].

*Table 20: Legacy MCA MSR Layout* 

MCA bank	MCA_CTL	MCA_STATUS	MCA_ADDR	MCA_MISC0
(decimal)	(MSR0000_0xxx)			
0	400	401	402	403
1	404	405	406	407
2	408	409	40A	40B
3	40C	40D	40E	40F

4	410	411	412	413
5	414	415	416	417
6	418	419	41A	41B
31	47C	47D	47E	47F

Features and registers associated with the MCA Extensions are not available in this legacy MSR address range. AMD recommends that operating systems use the MCAX MSR address range, rather than rely on the legacy MCA MSR address range.

All unimplemented or unused registers in the legacy MCA MSR address range are RAZ/WRIG. MC4 registers (MSR0000\_0410:0000\_0413) are RAZ/WRIG.

MSR0000\_0000 is aliased to the MCAX MSR address for MC0\_ADDR, and MSR0000\_0001 is aliased to the MCAX MSR address of MC0\_STATUS.

#### 3.1.2.2.3 MCAX Registers

Each MCAX bank allocates address space for 16 MCA registers. All unimplemented registers in the MCA MSR space are RAZ/WRIG. MCAX bank registers include the legacy MCA registers as well as registers associated with the MCA Extensions.

The MCA Extension registers include:

- MCA\_CONFIG
  - Provide configuration capabilities for this MCA bank.
- MCA IPID
  - Provides information on the block associated with this MCA bank.
- MCA\_SYND
  - Logs physical location information associated with a logged error.
- MCA\_DESTATUS
  - Logs status information associated with a deferred error.
- MCA DEADDR
  - Logs address information associated with a deferred error.
- MCA MISC[1:4]
  - Provides additional threshold counters within an MCA bank.

#### 3.1.2.2.4 MCAX MSRs

MCAX MSRs are present at MSRC000\_2[3FF:000]. This MSR address range contains space for 64 banks of 16 registers each. MSRC000\_2[FFF:400] are Reserved for future use. The MCAX MSR address range allows access to both legacy MCA registers and MCAX registers in each MCA bank.

The x86 MCAX MSR address format is SSSS\_SBBR (hex). S=MCA register space (i.e., MSRC000\_2XXX). B=MCA bank. R=Register offset within MCA bank. The layout of the MCAX MSR space is given in Table 21 [MCAX MSR Layout].

Access to unused MCAX MSRs is RAZ/WRIG. MCA Bank 4 is always Read-as-zero (RAZ/WRIG).

#### *Table 21: MCAX MSR Layout*

MCA	MCAX MSR (MSRC000_2xxx)							
bank	Legacy MCA Bank registers	MCAX Bank registers						

	CT L	STATUS	ADDR	MISC0	CONFIG	IPID	SYND	Reserved	DESTAT	DEADDR	MISC[4:1]	SYND1	SYND2
0	000	001	002	003	004	005	006	007	008	009	00D:00A	00E	00F
1	010	011	012	013	014	015	016	017	018	019	01D:01A	01E	01F
2	020	021	022	023	024	025	026	027	028	029	02D:02A	02E	02F
63	3F0	3F1	3F2	3F3	3F4	3F5	3F6	3F7	3F8	3F9	3FD:3FA	3FE	3FF

All processors maintain the same mapping of MSR to MCA bank number (MSRC000\_2000 for the beginning of MCA Bank 0, MSRC000\_2010 for the beginning of MCA Bank 1, etc.), regardless of what block the bank represents (see 3.1.5.5 [Determining Bank Type]).

MCA\_CTL\_MASK MSRs are present at MSRC001\_04[3F:00]. MSRC001\_04[FF:40] are Reserved for future use. The layout of these registers is given in Table 22 [MCAX Implementation-Specific Register Layout].

Table 22: MCAX Implementation-Specific Register Layout

MCA bank	MCA_CTL_MASK
	(MSRC001_04xx)
0	00
1	01
2	02
•••	
63	3F

#### 3.1.2.3 Access Permissions

When McStatusWrEn == 0, a Write to an implemented MCA\_STATUS register causes a General Protection Fault (#GP) unless the value being written is zero. When McStatusWrEn == 1, a Write to an implemented MCA\_STATUS register does not cause a #GP regardless of data value.

Access to legacy MCA\_CTL\_MASK (MSRC001\_00xx) causes a General Protection Fault (#GP).

Access to legacy MC4\_MISC1-8 (MSRC000\_0408:C000\_040F) is RAZ/WRIG.

#### 3.1.3 Machine Check Errors

#### 3.1.3.1 Error Severities

The classes of machine check errors are, in priority order from highest to lowest:

- Uncorrected
- Deferred
- Corrected

Uncorrected errors cannot be corrected by hardware. Uncorrected errors update the status and address registers if not masked from logging in MCA\_CTL\_MASK. Information in the status and address registers from a previously logged lower priority error is overwritten. Previously logged errors of the same priority are not overwritten. Uncorrected errors that are enabled for reporting in MCA\_CTL result in reporting to software via machine check exceptions. If an uncorrected error is masked from logging, the error is ignored by hardware (exceptions are noted in the register definitions). If an uncorrected error is disabled from reporting, containment of the error and logging/reporting of subsequent errors may be affected. Therefore, enable reporting of unmasked uncorrected errors for normal operation. Disable reporting of uncorrected errors only for debug purposes.

Deferred errors are errors that cannot be corrected by hardware, but do not cause an immediate interruption in program flow, loss of data integrity, or corruption of processor state. These errors indicate that data has been corrupted but not consumed; no exception is generated because the data has not been referenced by a core or an IO link. Hardware writes information to the status and address registers in the corresponding bank that identifies the source of the error if deferred errors are enabled for logging. If there is information in the status and address registers from a previously logged lower priority error, it is overwritten. Previously logged errors of the same or higher priority are not overwritten. Deferred errors are not reported via machine check exceptions; they can optionally be reported via LVT or SMI.

Corrected errors are those which have been corrected by hardware and cause no loss of data or corruption of processor state. Hardware writes the status and address registers in the corresponding register bank with information that identifies the source of the error if they are enabled for logging. Corrected errors are not reported via machine check exceptions. Some corrected errors may optionally be reported to software via LVT or SMI if the number of errors exceeds a configurable threshold.

An error to be logged when the status register contains valid data can result in an overflow condition. During error overflow conditions, the new error may not be logged or an error which has already been logged in the status register may be overwritten.

Table 23 [Error Overwrite Priorities] indicates which errors are overwritten in the error status registers.

Table 23: Error Overwrite Prioritie	es
-------------------------------------	----

		Older Error			
		Deferred	Corrected		
	Uncorrected	-	Overwrite	Overwrite	
Newer	Deferred	-	-	Overwrite	
Error	Corrected	-	-	-	

Table 24 [Error Scope Hierarchy] provides a hierarchy of error scopes that determine the potential ability to recover the system based on fields in MCA STATUS when MCA STATUS[Val] == 1.

Table 24: Error Scope Hierarchy

PCC	UC	TCC	Deferred	Comments	
1	X	X	X	Uncorrected system fatal error. Action required. A hardware-uncorrected error has corrupted system state. The error is fatal to the system and the system processing must be terminated.	
0	1	1	X	Uncorrected thread fatal error. Action required. A hardware-uncorrected error has corrupted state for the process thread executing on the interrupted logical core. State for other process threads is unaffected.	
0	1	0	X	Uncorrected recoverable error. Action required. A hardware-uncorrected error has not corrupted state of the process thread. Recovery of the process thread is possible if the uncorrected error is corrected by software.	
0	0	0	1	Deferred error. Action optional. A hardware-uncorrected error has been discovered but not yet consumed. Error handling software may attempt to correct this error, or prevent access by processes which map the data, or make the physical resource containing the data inaccessible.	

0	0	0	0	Corrected error. Action optional. A hardware-corrected error has
				been corrected. No action is required by error handling software.

#### 3.1.3.2 Exceptions and Interrupts

Some or all errors logged in the MCA may require an interrupt or exception to be signaled.

The processor supports the following x86 interrupt/exception types to be communicated to the x86 core in response to an error:

- Machine Check Exception (MCE)
- System Management Interrupt (SMI)
- APIC based interrupt (LVT)

MCEs can be architecturally precise, context-synchronous, or asynchronous. An MCE that sets Core::X86::Msr::MCG\_STAT[RIPV] = 1 and Core::X86::Msr::MCG\_STAT[EIPV] = 1 is precise and the program can be restarted reliably. Other interrupts are architecturally asynchronous.

The ability of hardware to generate a machine check exception upon an error is indicated by Core::X86::Cpuid::FeatureIdEdx[MCE] or Core::X86::Cpuid::FeatureExtIdEdx[MCE].

#### 3.1.3.3 Error Codes

The MCA\_STATUS[ErrorCode] field contains information used to identify the logged error. This section identifies how to decode the ErrorCode field.

*Table 25: Error Code Types* 

Error Code	Error Code Type	Description
0000 0000 0001 TTLL	TLB	TT = Transaction Type
		LL = Cache Level
0000 0001 RRRR TTLL	Memory	RRRR = Memory Transaction Type
		TT = Transaction Type
		LL = Cache Level
0000 1XXT RRRR XXLL	Bus	XX = Reserved
		T = Timeout
		RRRR = Memory Transaction Type
		LL = Cache Level
0000 01UU 0000 0000	Internal Unclassified	UU = Internal Error Type

#### *Table 26: Error code: transaction type (TT)*

TT	Transaction Type
00	Instruction
01	Data
10	Generic
11	Reserved

### Table 27: Error codes: cache level (LL)

LL	Cache Level
00	L0: Core
01	L1: Level 1

10	L2: Level 2
11	LG: Generic

*Table 28: Error codes: memory transaction type (RRRR)* 

RRRR	Memory Transaction Type
0000	Generic
0001	Generic Read
0010	Generic Write
0011	Data Read
0100	Data Write
0101	Instruction Fetch
0110	Prefetch
0111	Evict
1000	Snoop (Probe)

Errors can also be identified by the MCA\_STATUS[ErrorCodeExt] field. MCA\_STATUS[ErrorCodeExt] indicates which bit position in the corresponding MCA\_CTL register enables error reporting for the logged error. For instance, MCA\_STATUS[ErrorCodeExt] == 0x9 means that the logged error is enabled by MCA\_CTL[9], and the description of MCA\_CTL[9] contains information on decoding the error log. Specific ErrorCodeExt values are implementation dependent, and should not be used by architectural or portable code.

#### 3.1.3.4 Extended Error Codes

The MCA\_STATUS[ErrorCodeExt] field contains additional information used to identify the logged error. Error positions in MCA\_CTL and MCA\_CTL\_MASK and Extended Error Codes are fixed within a given bank type. That is, for an MCA bank with a given MCA\_IPID[HwId, McaType] value, the processor ensures that the same error is reported in a given bit position of of MCA\_CTL regardless of the product in which that bank appears. Similarly, for an MCA bank with a given MCA\_IPID[HwId, McaType] value, hardware ensures that the mapping of errors to Extended Error Codes is consistent across products.

#### 3.1.3.5 DOER and SEER State

The DOER fields are:

- MCG\_STAT
  - Count
  - MCIP
  - RIPV
  - EIPV
- MCA\_STATUS
  - Val
  - PCC
  - TCC
  - UC
  - MiscV
  - AddrV

The MCA\_STATUS[Deferred] bit is used for SEER functionality but is architectural.

#### 3.1.3.6 MCA Overflow Recovery

MCA Overflow Recovery is a feature allowing recovery of the system when the overflow bit is set. MCA Overflow Recovery is supported when Core::X86::Cpuid::RasCap[McaOverflowRecov] == 1.

When MCA Overflow Recovery is supported, software may rely on MCA\_STATUS[PCC] == 1 to indicate all system-fatal conditions. When MCA Overflow Recovery is not supported, an uncorrected error logged with MCA\_STATUS[Overflow] = 1 may indicate the system-fatal condition that an error requiring software intervention was not logged. Therefore, software must terminate system processing whenever an uncorrected error is logged with MCA\_STATUS[Overflow] = 1.

#### 3.1.3.7 MCA Recovery

MCA Recovery is a feature allowing recovery of the system when the hardware cannot correct an error. MCA Recovery is supported when Core::X86::Cpuid::RasCap[SUCCOR] == 1.

When MCA Recovery is supported and an uncorrected error has been detected that the hardware can contain to the task or process to which the machine check has been delivered, it logs a context-synchronous uncorrectable error (MCA\_STATUS[UC] = 1, MCA\_STATUS[PCC] = 0). The rest of the system is unaffected and may continue running if supervisory software can terminate only the affected process or VM.

#### 3.1.4 Machine Check Features

#### 3.1.4.1 Error Thresholding

For some types of errors, the hardware maintains counts of the number of errors. When the counter reaches a programmable threshold, an event may optionally be triggered to signal system software. This is known as error thresholding. The primary purpose of error thresholding is to help software recognize an excessive rate of errors, which may indicate marginal or failing hardware. This information can be used to make decisions about deconfiguring hardware or scheduling service actions. The error count is incremented for corrected, deferred, and uncorrected errors.

The MCA\_MISCx registers contain the architectural interface for error thresholding. The registers contain a 12-bit error counter that can be initialized to any value except FFFh, with the option to interrupt when the counter reaches FFFh.

MCA\_MISCx[ThresholdIntType] determines the type of interrupt to be generated for threshold overflow errors in that counter. This can be set to None, LVT, or SMI. If this is set to LVT, Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset] specifies the LVT offset that is used. Only one LVT offset is used per socket and the interrupt is routed to the APIC of the logical core from which the MCA bank is visible.

#### 3.1.4.2 Error Simulation

Error simulation involves creating the appearance to software that an error occurred, and can be used to debug machine check interrupt handlers. See Core::X86::Msr::HWCR[McStatusWrEn] for making MCA registers writable for non-zero values. When McStatusWrEn is set, privileged software can write non-zero values to the specified registers without generating exceptions, and then simulate a machine check using the INT18 instruction (INTn instruction with an operand of 18). Setting a reserved bit in these registers does not generate an exception when this mode is enabled. However, setting a reserved bit may result in undefined behavior.

#### 3.1.5 Software Guidelines

#### 3.1.5.1 Recognizing MCAX Support

Software which reads the MCA registers must recognize whether an implementation uses the legacy format or the MCAX format. This is accomplished by starting with CPUID Fn8000\_0007\_EBX[ScalableMca]. If ScalableMca == 1, then the implementation supports the MCAX indicator (MCA\_CONFIG[Mcax]). An MCA bank is an MCAX bank if MCA\_CONFIG[Mcax] == 1 in that bank.

#### 3.1.5.2 Communicating MCAX Support

Software which supports MCAX must set MCA\_CONFIG[McaxEn] = 1 in each MCA bank.

Software that supports MCAX should use the MCAX MSRs to access both legacy and MCAX registers.

#### 3.1.5.3 Machine Check Initialization

The following initialization sequence must be followed:

- Platform firmware must initialize the MCA\_CTL\_MASK registers prior to the initialization of the MCA\_CTL registers and Core::X86::Msr::MCG\_CTL. Platform firmware and the operating system must not clear MCA\_CTL\_MASK bits that are set to 1. MCA\_CTL\_MASK registers must be set the same across all cores.
- The operating system must initialize the MCA\_CONFIG registers prior to initialization of the MCA\_CTL registers.
- The MCA\_CTL registers must be initialized prior to enabling the error reporting banks in MCG\_CTL.
- The Core::X86::Msr::MCG\_CTL register must be programmed identically for all cores in a processor, although the Read-write bits may differ per core.
- CR4.MCE must be set to enable machine check exceptions.

The operating system should configure the MCA\_CONFIG registers as follows:

- MCA\_CONFIG[McaxEn] = 1 if the operating system has been updated to use the MCA Extension MSR addresses. Otherwise, the operating system should preserve the platform firmware-programmed value of this field.
- MCA\_CONFIG[LogDeferredInMcaStat] and MCA\_CONFIG[DeferredIntType] to appropriate values based on OS support for deferred errors.

MCA\_STATUS MSRs are cleared by hardware after a cold reset. If initializing after a warm reset, then platform firmware should check for valid MCA errors and if present save the status for later diagnostic use.

Platform firmware may initialize the MCA without setting CR4.MCE; this results in a shutdown on any machine check which would have caused a machine check exception (followed by a reboot if configured). Alternatively, platform firmware that wishes to ensure continued operation in the event that a machine check occurs during boot may write MCG\_CTL with all ones and write zeros into each MCA\_CTL register. With these settings, a machine check error results in MCA\_STATUS being written without generating a machine check exception or a shutdown. Platform firmware may then poll MCA\_STATUS registers during critical sections of boot to ensure system integrity. Note that the system may be operating with corrupt data before polling MCA\_STATUS registers. Before passing control to the operating system, platform firmware should restore the values of those registers to what the operating system is expecting.

After MCA initialization, system software should check the Val bit on each MCA\_STATUS register. It is possible that valid error status information has already been logged in the MCA\_STATUS registers at the time software is attempting to initialize them. The status can reflect errors logged prior to a warm reset or errors recorded during the system power-up and boot process. Before clearing the MCA\_STATUS registers, software should examine their contents and log any errors

found.

#### 3.1.5.4 Determining Bank Count

System software should Read Core::X86::Msr::MCG\_CAP[Count] to determine the number of machine check banks visible to a logical core. The banks are numbered from 0 to one less than the value found in Core::X86::Msr::MCG\_CAP[Count]. For example, if the Count field indicates five banks are supported, they are numbered MC0 through MC4.

#### 3.1.5.5 Determining Bank Type

To determine which type of block is mapped to an MCA bank, software can query the MCA\_IPID register within that bank. This register exists when MCA\_CONFIG[McaX] == 1 in a given bank.

MCA\_IPID[HardwareID] provides the block type for the block that contains this MCA bank. For blocks that contain multiple MCA bank types (e.g., CPU cores), MCA\_IPID[McaType] provides an identifier for the type of MCA bank. MCA\_IPID[McaType] values are specific to a given MCA\_IPID[HardwareID]. Therefore, an MCA bank type can be identified by the value of {MCA\_IPID[Hwid], MCA\_IPID[McaType]}. For instance, the CPU core's LS bank is identified by MCA::LS::MCA\_IPID\_LS[McaType] == 0. An MCA\_IPID[HardwareID] value of 0 indicates an unpopulated MCA bank that is ensured to be RAZ/WRIG.

MCA\_IPID[InstanceId] provides a unique instance number to allow software to differentiate blocks with multiple identical instances within a processor. MCA\_IPID[InstanceId] values are processor-specific and are not ensured to be stable across different processor generations.

#### 3.1.5.6 Recognizing Error Type

Software can use the combination of MCA\_IPID[HwId, McaType] and MCA\_STATUS[ErrorCodeExt] to recognize a specific error type.

#### 3.1.5.7 Machine Check Error Handling

A machine check handler is invoked to handle an exception for a particular thread. The information needed by the machine check handler is not shared with other threads, so no cross-thread coordination or special handling is required. Specifically, all MCA banks are only visible from a single thread, so software on a single thread can access each bank through MSR space without contention from other threads.

At a minimum, the machine check handler must be capable of logging error information for later examination. The handler should log as much information as is needed to diagnose the error. More thorough exception handler implementations can analyze errors to determine if each error is recoverable by software. If a recoverable error is identified, the exception handler can attempt to correct the error and restart the interrupted program. An error may not be recoverable for the process or virtual machine it directly affects, but may be containable, so that other processes or virtual machines in the system are unaffected and system operation is recovered.

Machine check exception handlers that attempt to recover must be thorough in their analysis and the corrective actions they take. The following guidelines should be used when writing such a handler:

- Data collection:
  - Read Core::X86::Msr::MCG\_CAP[Count] to determine the number of status registers visible to the logical core.
  - All status registers in all error reporting banks must be examined to identify the cause of the machine check exception.

- Check the valid bit in each status register (MCA\_STATUS[Val]). The remainder of the status register should be examined only when its valid bit is set.
- When identifying the error condition and determining how to handle the error, portable exception handlers should examine only DOER fields in machine check registers.
- Error handlers should collect all available MCA information, but should only interrogate details to the level which affects their actions. Lower level details may be useful for diagnosis and root cause analysis, but not for error handling.
- Error handlers should save the values in MCA\_ADDR, MCA\_MISC0, and MCA\_SYND even if MCA\_STATUS[AddrV], MCA\_STATUS[MiscV], and MCA\_STATUS[SyndV] are zero. Error handlers should save the values in MCA\_MISC[4:1] if the registers exist.
- DOER Error Management:
  - Check MCA STATUS[PCC].
    - If PCC is set, error recovery is not possible. The handler should log the error information and terminate the system. If PCC is clear, the handler may continue with the following recovery steps.
  - Check MCA STATUS[UC].
    - If UC is set, the processor did not correct the error. Continue with the following recovery steps.
      - If MCA Overflow Recovery is not supported, and MCA\_STATUS[Overflow] == 1, error recovery is not possible; follow the steps for PCC = 1. See 3.1.3.6 [MCA Overflow Recovery].
      - If MCA Recovery is not supported, error recovery is not possible; follow the steps for PCC = 1. See 3.1.3.7 [MCA Recovery].
      - If MCA Recovery is supported:
        - Check MCA\_STATUS[TCC].
          - If TCC is set, the context of the process thread executing on the interrupted logical core may be corrupt and the thread cannot be recovered. The rest of the system is unaffected; it is possible to terminate only the affected process thread.
          - If TCC is clear, the context of the process thread executing on the
            interrupted logical core is not corrupt. Recovery of the process thread
            may be possible, but only if the uncorrected error condition is first
            corrected by software; otherwise, the interrupted process thread must be
            terminated.
          - Legacy exception handlers can check
             Core::X86::Msr::MCG\_STAT[RIPV] and
             Core::X86::Msr::MCG\_STAT[EIPV] in place of MCA\_STATUS[TCC].
             If RIPV == EIPV == 1, the interrupted program can be restarted reliably.
             Otherwise, the program cannot be restarted reliably.
    - If UC is clear, the processor either corrected or deferred the error and no software action is needed. The handler can log the error information and continue process execution.
- Exit:
  - When an exception handler is able to successfully log an error condition, clear the MCA\_STATUS
    registers prior to exiting the machine check handler.
  - Prior to exiting the machine check handler, clear Core::X86::Msr::MCG\_STAT[MCIP]. MCIP indicates that a machine check exception is in progress. If this bit is set when another machine check exception occurs, the processor enters the shutdown state.

#### 3.2 Machine Check Architecture Implementation

#### 3.2.1 Implemented Machine Check Banks

Table 29: Blocks Capable of Supporting MCA Banks

	<u> </u>		
Acronym	Block Function		
LS	Load-Store Unit		
IF	Instruction Fetch Unit		
L2	L2 Cache Unit		
DE	Decode Unit		
EX	Execution Unit		
FP	Floating-Point Unit		

*Table 30: Mapping of Blocks to MCA\_IPID[HwId] and MCA\_IPID[McaType]* 

Block	Hardware ID	MCA Type
LS	0xB0	0x0
IF	0xB0	0x1
L2	0xB0	0x2
UMC	0x96	0x0
L3	0xB0	0x7
PIE	0x2E	0x1
CS	0x2E	0x2
EX	0xB0	0x5
FP	0xB0	0x6
DE	0xB0	0x3

### 3.2.2 Implemented Machine Check Bank Registers

Table 31 [Legacy MCA Registers] provides links to the description of each block's Legacy MCA registers. Table 32 [MCAX Registers] provides links to the description of each block's MCA Extension Registers.

*Table 31: Legacy MCA Registers* 

	<u> </u>	5				
Block	MCA Register					
	CTL	STATUS	ADDR	MISC	CTL_MASK	
LS	MCA::LS::MCA_CTL_LS	MCA::LS::MCA_STATUS_	MCA::LS::MCA_ADDR_L	MCA::LS::MCA_MISC0_L	MCA::LS::MCA_CTL_MA	
		LS	S	S	SK_LS	
IF	MCA::IF::MCA_CTL_IF	MCA::IF::MCA_STATUS_I	MCA::IF::MCA_ADDR_IF	MCA::IF::MCA_MISC0_IF	MCA::IF::MCA_CTL_MAS	
		F			K_IF	
L2	MCA::L2::MCA_CTL_L2	MCA::L2::MCA_STATUS_	MCA::L2::MCA_ADDR_L	MCA::L2::MCA_MISC0_L	MCA::L2::MCA_CTL_MA	
		L2	2	2	SK_L2	
DE	MCA::DE::MCA_CTL_DE	MCA::DE::MCA_STATUS_	MCA::DE::MCA_ADDR_D	MCA::DE::MCA_MISC0_D	MCA::DE::MCA_CTL_MA	
		DE	E	E	SK_DE	
EX	MCA::EX::MCA_CTL_EX	MCA::EX::MCA_STATUS_	MCA::EX::MCA_ADDR_E	MCA::EX::MCA_MISC0_E	MCA::EX::MCA_CTL_MA	
		EX	X	X	SK_EX	
FP	MCA::FP::MCA_CTL_FP	MCA::FP::MCA_STATUS_F	MCA::FP::MCA_ADDR_F	MCA::FP::MCA_MISC0_F	MCA::FP::MCA_CTL_MA	
		P	P	P	SK_FP	

Table 32: MCAX Registers

Block	MCA Register				
	CONFIG	IPID	SYND	DESTAT	DEADDR
LS	MCA::LS::MCA_CONFIG	MCA::LS::MCA_IPID_LS	MCA::LS::MCA_SYND_L	MCA::LS::MCA_DESTAT_	MCA::LS::MCA_DEADDR
	_LS		S	LS	_LS
IF	MCA::IF::MCA_CONFIG_ IF	MCA::IF::MCA_IPID_IF	MCA::IF::MCA_SYND_IF		
L2	MCA::L2::MCA_CONFIG_L2	MCA::L2::MCA_IPID_L2	MCA::L2::MCA_SYND_L2	MCA::L2::MCA_DESTAT_ L2	MCA::L2::MCA_DEADDR _L2
DE	MCA::DE::MCA_CONFIG	MCA::DE::MCA_IPID_DE	MCA::DE::MCA_SYND_D		

EX	MCA::EX::MCA_CONFIG	MCA::EX::MCA_IPID_EX	MCA::EX::MCA_SYND_E	 
	_EX		X	
FP	MCA::FP::MCA_CONFIG	MCA::FP::MCA_IPID_FP	MCA::FP::MCA_SYND_FP	 
	_FP			

### 3.2.3 Mapping of Banks to Blocks

Table 33 [Core MCA Bank to Block Mapping] shows MCA banks that are present in the address space of every logical core:

Table 33: Core MCA Bank to Block Mapping

Bank	Block
0	LS
1	IF
2	L2
3	DE
4	RAZ
5	EX
6	FP

Table 34 [Non-core MCA Bank to Block Mapping] shows MCA banks that are present in the address space of specific logical cores:

Table 34: Non-core MCA Bank to Block Mapping

Bank	Thread <b>0</b>
7	L3
8	L3
9	L3
10	L3
11	L3
12	L3
13	L3
14	L3
15	RAZ
16	RAZ
17	UMC
18	UMC
19	CS
20	CS
21	RAZ
22	RAZ
23	RAZ
24	RAZ
25	RAZ
26	RAZ
27	PIE

#### 3.2.4 Decoding Error Type

If a valid error is logged in MCA\_STATUS or MCA\_DESTAT of an MCA bank:

- 1. Read the values of this bank's MCA\_IPID and MCA\_STATUS registers.
- 2. Use Table 30 [Mapping of Blocks to MCA\_IPID[HwId] and MCA\_IPID[McaType]] to look up the block associated with the values of MCA\_IPID[HwId] and MCA\_IPID[McaType].
- 3. In 3.2.5 [MCA Banks], find the sub-section associated with the block in error.
- 4. In this sub-section, find the MCA\_STATUS table.
- 5. In the table, look up the row associated with the MCA\_STATUS[ErrorCodeExt] value.
- 6. The error type in this row is the logged error. The MCA\_STATUS, MCA\_ADDR and MCA\_SYND tables contain information associated with this error.
- 7. If there is an error in both MCA\_STATUS and MCA\_DESTAT, the registers contain the same error if MCA\_STATUS[Deferred] is set. If MCA\_STATUS[Deferred] is not set, MCA\_DESTAT contains information for a different error than MCA\_STATUS. MCA\_DESTAT does not contain an ErrorCodeExt field, so in this case it is not possible to determine the type of error logged in MCA\_DESTAT.

#### 3.2.5 MCA Banks

#### 3.2.5.1 LS

MSR	C000_2000 [LS Machine Check Control Thread 0] (MCA::LS::MCA_CTL_LS)					
Read-	write. Reset: 0000_0000_0000_0000h.					
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the					
	ponding error. The MCA::LS::MCA_CTL_LS register must be enabled by the corresponding enable bit in					
	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.					
	_core[7:0]_thread[1:0]_inst0; MSRC000_2000					
	Description					
	Reserved.					
23	<b>STORE_DATA_OTHER</b> . Read-write. Reset: 0. A parity error was detected in an STLF, SCB EMEM entry or					
	SRB store data by any access. Subtract 33 from the error location to get the actual error index.					
22	<b>HWA</b> . Read-write. Reset: 0. A hardware assertion error was reported.					
21	SystemReadDataErrorWcb. Read-write. Reset: 0. A SystemReadDataError error was reported on Read data					
	returned from L2 for a WCB store.					
20	<b>SystemReadDataErrorScb</b> . Read-write. Reset: 0. A SystemReadDataError error was reported on Read data					
	returned from L2 for an SCB store.					
19	<b>SystemReadDataErrorLoad</b> . Read-write. Reset: 0. A SystemReadDataError error was reported on Read data					
	returned from L2 for a load.					
18	<b>SCB_POISON</b> . Read-write. Reset: 0. A poisoned line was detected in an SCB entry by any access.					
17	<b>WCB</b> . Read-write. Reset: 0. A parity error was detected in a WCB entry by any access.					
16	<b>SCB_DATA</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry data field by any access.					
15	<b>SCB_ADDR</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry address field by any access.					
14	<b>SCB_STATE</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry state field by any access.					
13	<b>MAB</b> . Read-write. Reset: 0. A parity error was detected in a Miss Address Buffer (MAB) entry.					
12	<b>LDQ</b> . Read-write. Reset: 0. A parity error was detected in an LDQ entry by any access.					
11	<b>STQ</b> . Read-write. Reset: 0. A parity error was detected in an STQ entry by any access.					
10	<b>PWC</b> . Read-write. Reset: 0. A parity error was detected in a PWC entry by any access.					
9	<b>L2DTLB</b> . Read-write. Reset: 0. A parity error was detected in an L2 TLB entry by any access.					
8	<b>L1DTLB</b> . Read-write. Reset: 0. A parity error was detected in an L1 TLB entry by any access. This error only					

	logs a valid address down through bit[12], in spite of the AddrLsbCnt value of 0.
7	<b>EMEM_RMW</b> . Read-write. Reset: 0. An ECC error was detected on an EMEM Read-Modify-Write by a store.
6	<b>EMEM_LOAD</b> . Read-write. Reset: 0. An ECC error is detected on an Emulation Memory(EMEM) read by a
	load.
5	<b>DC_TAG_STORE</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is
	detected in the data cache tag meta-data poison bit. The error was detected on a tag read by a store. (NOTE:
	Overflow may be incorrectly set following this error.)
4	<b>DC_TAG_LOAD</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is
	detected in the data cache tag meta-data poison bit. The error is detected on a tag read by a load. (NOTE:
	Overflow may be incorrectly set following this error.)
3	<b>DC_TAG_VICTIM</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is
	detected in the data cache tag meta-data poision bit. The error is detected on a tag Read by a probe or
	victimization.
2	<b>DC_DATA_RMW</b> . Read-write. Reset: 0. An ECC error is detected in the data cache data array. This error is
	detected on a data cache Read-Modify-Write by a store.
1	<b>DC_DATA_LOAD</b> . Read-write. Reset: 0. An ECC error or poison consumption is detected on a data cache Read
	by a load. MCA::LS::MCA_SYND_LS[ErrorInformation][0] ? Poison data originating from outside the core. :
	Data cache ECC error.
0	<b>DC_DATA_VICTIM</b> . Read-write. Reset: 0. An ECC error was detected on a data cache read by a probe or
	victimization.

### MSRC000\_2001 [LS Machine Check Status Thread 0] (MCA::LS::MCA\_STATUS\_LS)

Reset:	Cold,0000_0000_0000_0000h.				
	Logs information associated with errors.				
	_lthree0_core[7:0]_thread[1:0]_inst0; MSRC000_2001				
Bits	Description				
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has				
	been read.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not				
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check				
	Errors].				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in				
	MCA::LS::MCA_CTL_LS. This bit is a copy of bit in MCA::LS::MCA_CTL_LS for this error.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::LS::MCA_MISCO_LS. In certain modes, MISC registers				
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV				
	== 1 and the MISC register to be read as all zeros.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::LS::MCA_ADDR_LS contains address information associated with the error.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of				
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be				
	reinitialized.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error is reported may be corrupted.				

	Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::LS::MCA_STATUS_LS[PCC] == 0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::LS::MCA_SYND_LS. If
	MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error
	in MCA::LS::MCA_STATUS_LS.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV41. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	RESERV38. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is
	associated with the error. Otherwise this field is Reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
29:24	<b>AddrLsb.</b> Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::LS::MCA_ADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_ADDR_LS[55:0] contains
	a valid byte address. A value of 6 indicates that MCA::LS::MCA_ADDR_LS[55:6] contains a valid cache line
	address and that MCA::LS::MCA_ADDR_LS[5:0] are not part of the address and should be ignored by error handling software. A value of 12 indicates that MCA::LS::MCA_ADDR_LS[55:12] contain a valid 4-KB
	memory page and that MCA::LS::MCA_ADDR_LS[11:0] should be ignored by error handling software.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
23.22	<b>RESERV22</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
20,22	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21.16	<b>ErrorCodeExt.</b> Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
21.10	analysis. This field indicates which bit position in MCA::LS::MCA_CTL_LS enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this

field.	
AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.	

Table 35: MCA STATUS LS

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
DC_DATA_ VICTIM	0x0	0	0	0	0/1	0	1
DC_DATA_	0x1	0/1	0	0/1	0	0/1	1
LOAD DC_DATA_ RMW	0x2	0	0	0	0/1	0	1
DC_TAG_V ICTIM	0x3	0/1	0/1	0/1	0/1	0	1
DC_TAG_L OAD	0x4	0/1	0/1	0/1	0/1	0	1
DC_TAG_S TORE	0x5	0/1	0/1	0/1	0/1	0	1
EMEM_LO AD	0x6	1	1	1	0	0	1
EMEM_RM W	0x7	0/1	0/1	0/1	0	0	0
L1DTLB	0x8	0	0	0	0	0	0
L2DTLB	0x9	0	0	0	0	0	1
PWC	0xA	0	0	0	0	0	1
STQ	0xB	1	1	1	0	0	0
LDQ	0xC	1	1	1	0	0	0
MAB	0xD	1	1	1	0	0	0
SCB_STATE	0xE	1	1	1	0	0	0
SCB_ADDR		1	1	1	0	0	0
SCB_DATA	0x10	1	1	1	0	0	0
WCB	0x11	1	1	1	0	0	0
SCB_POISO N	0x12	0	0	0	1	0	0
SystemRead DataErrorLo ad	0x13	1	0	1	0	0	1
SystemRead DataErrorSc b	0x14	1	1	1	0	0	1
SystemRead DataErrorW cb	0x15	1	1	1	0	0	0
HWA	0x16	1	1	1	0	0	0
STORE_DA TA_OTHER	0x17	1	1	1	0	0	0

### MSRC000\_2002 [LS Machine Check Address Thread 0] (MCA::LS::MCA\_ADDR\_LS)

Reset: Cold,0000\_0000\_0000\_0000h.

MCA::LS::MCA\_ADDR\_LS stores an address and other information associated with the error in

MCA:	MCA::LS::MCA_STATUS_LS. The register is only meaningful if MCA::LS::MCA_STATUS_LS[Val] == 1 and			
MCA:	$MCA::LS::MCA\_STATUS\_LS[AddrV] == 1.$			
_lthree0_	_core[7:0]_thread[1:0]_inst0; MSRC000_2002			
Bits	Description			
63:57	Reserved.			
56:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,000_0000_0000h. Unless otherwise specified by an error,			
	contains the address associated with the error logged in MCA::LS::MCA_STATUS_LS. For physical addresses,			
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].			

# Table 36: MCA\_ADDR\_LS

Error Type	Bits	Description
DC_DATA_VICTIM	[56:52]	Reserved.
	[51:6]	Physical address.
	[5]	Reserved.
	[4:0]	Which data word has the error.
DC_DATA_LOAD	[56:52]	Reserved.
	[51:1]	Physical address.
	[0]	Reserved.
DC_DATA_RMW	[56:52]	Reserved.
	[51:6]	Physical address.
	[5:0]	Reserved.
DC_TAG_VICTIM	[56:52]	Reserved.
	[51:6]	Physical address.
	[5:0]	Reserved.
DC_TAG_LOAD	[56:52]	Reserved.
	[51:1]	Physical address.
	[0]	Reserved.
DC_TAG_STORE	[56:52]	Reserved.
	[51:1]	Physical address.
	[0]	Reserved.
EMEM_LOAD	[56:52]	Reserved.
	[51:1]	Physical address.
	[0]	Reserved.
EMEM_RMW	[56:0]	Reserved.
L1DTLB	[56:0]	Reserved.
L2DTLB	[56:52]	Reserved.
	[51:12]	Physical address.
	[11:0]	Reserved.
PWC	[56:52]	Reserved.
	[51:12]	Physical address.
	[11:0]	Reserved.
STQ	[56:0]	Reserved.
LDQ	[56:0]	Reserved.
MAB	[56:0]	Reserved.
SCB_STATE	[56:0]	Reserved.
SCB_ADDR	[56:0]	Reserved.
SCB_DATA	[56:0]	Reserved.
WCB	[56:0]	Reserved.

SCB_POISON	[56:0]	Reserved.
SystemReadDataErrorLoad	[56:52]	Reserved.
	[51:1]	Physical address.
	[0]	Reserved.
SystemReadDataErrorScb	[56:52]	Reserved.
	[51:6]	Physical address.
	[5:0]	Reserved.
SystemReadDataErrorWcb	[56:0]	Reserved.
HWA	[56:0]	Reserved.
STORE_DATA_OTHER	[56:0]	Reserved.

Log miscellaneous information associated with errors.   Libreeo_core[7:0]_thread[1:0]_instity instruction   Street
Bits   Description
Description   Valid. Reset: 1. 1=A valid CntP field is present in this register.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
Valid. Reset: 1. 1=A valid CntP field is present in this register.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write: Read-only.
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.   CntP. Reset: 1. 1=A valid threshold counter is present.
CntP. Reset: 1. 1=A valid threshold counter is present.
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56  Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Locked. Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.   AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.   IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   Example 1
available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.  IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56 Reserved.  LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
generation are not supported.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Read-only.  59:56 Reserved.  55:52 LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Sp:56   Reserved.
S5:52   LvtOffset. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries).   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   The Reset: 0. 1=Count thresholding errors.   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   ValidValues:   ValidValues:   ValidValues:   ValidValues:   Description   Oh No Interrupt.   1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).   2h SMI trigger event.
APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see Core::X86::Apic::ExtendedInterruptLvtEntries). AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51
Core::X86::Apic::ExtendedInterruptLvtEntries).  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  51
Read-only.  51 CntEn. Reset: 0. 1=Count thresholding errors.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
CntEn. Reset: 0. 1=Count thresholding errors.   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.   AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.   ValidValues:   Value   Description
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Read-only.  50:49 ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  0h No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
ThresholdIntType. Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.  AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISCO_LS[Locked]) ? Read-write : Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Read-only.  ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
ValidValues:  Value Description  Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
Value     Description       0h     No Interrupt.       1h     APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).       2h     SMI trigger event.
Oh No Interrupt.  1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).  2h SMI trigger event.
1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]). 2h SMI trigger event.
2h SMI trigger event.
80
3h Reserved.
48 <b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,
ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is
generated.
AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
Read-only.
47:44 Reserved.

43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is
	incremented by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order
	for an interrupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::LS::MCA_MISC0_LS[Locked]) ? Read-write :
	Read-only.
31:24	<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.
23:0	Reserved.

#### MSRC000\_2004 [LS Machine Check Configuration Thread 0] (MCA::LS::MCA\_CONFIG\_LS) Reset: 0000\_0002\_0000\_0025h. Controls configuration of the associated machine check bank. lthree0\_core[7:0]\_thread[1:0]\_inst0; MSRC000\_2004 Bits Description 63:39 Reserved. 38:37 **DeferredIntType**. Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged. ValidValues: Value Description 0h No Interrupt. 1h APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]). 2h SMI trigger event. 3h Reserved. 36:35 Reserved. **LogDeferredInMcaStat**. Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in MCA::LS::MCA\_STATUS\_LS and MCA::LS::MCA\_ADDR\_LS in addition to MCA::LS::MCA\_DESTAT\_LS and MCA::LS::MCA DEADDR LS. 0=Only log deferred errors in MCA::LS::MCA DESTAT LS and MCA::LS::MCA\_DEADDR\_LS. This bit does not affect logging of deferred errors in MCA::LS::MCA\_SYND\_LS, MCA::LS::MCA\_MISCO\_LS. 33 Reserved. McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the 32 MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via Core::X86::Msr::McaIntrCfg. 31:6 Reserved. 5 **DeferredIntTypeSupported**. Read-only. Reset: 1. 1=MCA::LS::MCA\_CONFIG\_LS[DeferredIntType] controls the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if MCA::LS::MCA\_CONFIG\_LS[DeferredErrorLoggingSupported] == 1. 4:3 Reserved. 2 **DeferredErrorLoggingSupported**. Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and MCA::LS::MCA\_CONFIG\_LS[LogDeferredInMcaStat] controls the logging behavior of these errors. MCA::LS::MCA DESTAT LS and MCA::LS::MCA DEADDR LS are supported in this MCA bank. 0=Deferred errors are not supported in this bank. 1 Reserved. 0 McaX. Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional MISC registers (MISC1-MISC4) are supported. MCA::LS::MCA\_MISC0\_LS[BlkPtr] indicates the presence of the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is specifiable by MCA bank. MCA::LS::MCA\_STATUS\_LS[TCC] is present.

#### MSRC000\_2005 [LS IP Identification Thread 0] (MCA::LS::MCA\_IPID\_LS)

Reset: 0010 00B0 0000 0000h.

The MCA::LS::MCA\_IPID\_LS register is used by software to determine what IP type and revision is associated with the

MCA	bank.
_lthree0_	_core[7:0]_thread[1:0]_inst0; MSRC000_2005
Bits	Description
63:48	<b>McaType</b> . Read-only. Reset: 0010h. The McaType of the MCA bank within this IP.
47:44	<b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per
	instance of this register.
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0	<b>InstanceIdLo</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
	instance of this register.

MSRC	C <b>000_200</b> (	6 [LS Machine Check Syndrome Thread 0] (MCA::LS::MCA_SYND_LS)				
Reset:	Cold,0000	0_0000_0000_0000h.				
		cation information associated with error in MCA::LS::MCA_STATUS_LS thread[0].				
		ead[1:0]_inst0; MSRC000_2006				
	Descripti					
	Reserved					
38:32		e. Read-write, Volatile. Reset: Cold, 00h. Contains the syndrome, if any, associated with the error logged				
		LS::MCA_STATUS_LS. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a				
		ecified by MCA::LS::MCA_SYND_LS[Length]. The Syndrome field is only valid when				
		S::MCA_SYND_LS[Length] is not 0.				
31:27	Reserved					
26:24	<b>ErrorPriority</b> . Read-write. Reset: Cold,0h. Encodes the priority of the error logged in					
		MCA::LS::MCA_SYND_LS.				
	ValidValu	ValidValues:				
	Value Description					
	0h	No error.				
	1h	Reserved.				
	2h	Corrected error.				
	3h	Deferred error.				
	4h	Uncorrected error.				
	5h	Fatal error.				
	7h-6h	Reserved.				
23:18	Length. I	Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in				
	MCA::LS	S::MCA_SYND_LS[Syndrome]. A value of 0 indicates that there is no valid syndrome in				
	MCA::LS::MCA_SYND_LS. For example, a syndrome length of 9 means that					
	MCA::LS	S::MCA_SYND_LS[Syndrome] bits[8:0] contains a valid syndrome.				
17:0	ErrorInf	<b>ormation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the				
	location o	of the error. Decoding is available in Table 37 [MCA_SYND_LS Register].				

### Table 37: MCA\_SYND\_LS Register

Error Type	Bits	Description
DC_DATA_VICTIM	[17]	1
	[16]	1
	[15:14]	Reserved.
	[13:8]	Cache line index.
	[7:3]	Reserved.
	[2:0]	Cache line way.
DC_DATA_LOAD	[17]	1
	[16]	1

	[15:14]	Reserved.
	[13:8]	Cache line index.
	[7:3]	Reserved.
	[2:0]	Cache line way.
DC_DATA_RMW	[17]	0
	[16]	1
	[15:5]	Reserved.
	[4:0]	Which data word has the error.
DC_TAG_VICTIM	[17]	1
	[16]	1
	[15:14]	Reserved.
	[13:8]	Cache line index.
	[7:3]	Reserved.
	[2:0]	Cache line way.
DC_TAG_LOAD	[17]	
	[16]	Reserved.
	[15:14] [13:8]	Cache line index.
	[7:3]	Reserved.
	[2:0]	Cache line way.
DC_TAG_STORE	[17]	1
DC_IAG_STORE	[16]	
	[15:14]	Reserved.
	[13:8]	Cache line index.
	[7:3]	Reserved.
	[2:0]	Cache line way.
EMEM_LOAD	[17]	1
	[16]	0
	[15:14]	Reserved.
	[13:8]	Cache line index.
	[7:0]	Reserved.
EMEM_RMW	[17]	0
	[16]	1
	[15:5]	Reserved.
* 15 m 5	[4:0]	Which data word has the error.
L1DTLB	[17]	0
	[16] [15:7]	1 Reserved.
	[6:0]	TLB entry index.
L2DTLB	[17]	1
LZDILD	[16]	1
	[15:11]	Reserved.
	[10:7]	TLB way.
	[6:0]	TLB entry index.
PWC	[17]	0
	[16]	1
	[15:6]	Reserved.

STQ         [17]         0           I16.         Reserved.           [5:0]         STQ entry index.           LDQ         [17]         0           LIDQ         [16]         1           I17.         0         1           I5:0]         LDQ entry index.           MAB         [17]         0           I16.         1         1           I15:5;         Reserved.           I4:0]         MAB entry index.           SCB_STATE         [17]         0           I16.         1         1           I15:4]         Reserved.           [3:0]         SCB entry index.           SCB_ADDR         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_DATA         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_POISON         [16]         1           [16]         1         1           [15:2]         Reserved.           [3:		[5:0]	PWC entry index.
	STQ		
171			1
		[15:6]	Reserved.
LDQ         [17]         0           [16]         1           [15:6]         Reserved.           [5:0]         LDQ entry index.           MAB         [17]         0           [4:0]         MAB entry index.           SCB_STATE         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_ADDR         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_DATA         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           WCB         [17]         0           [16]         1         1           [15:3]         Reserved.           [3:0]         SCB entry index.           SCB_POISON         [17]         0           [16]         1         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SystemReadDataErrorLoad </td <td></td> <td></td> <td>STQ entry index.</td>			STQ entry index.
	LDO		
[15:6]   Reserved.   [5:0]   LDQ entry index.     MAB			
MAB         [17]         0           [16]         1           [15:5]         Reserved.           [4:0]         MAB entry index.           SCB_STATE         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_ADDR         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_DATA         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           WCB         [17]         0           [16]         1           [15:3]         Reserved.           [2:0]         WCB entry index.           SCB_POISON         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SystemReadDataErrorLoad         [17]         0           [16]         0           [15:2]         Reserved.           [3:0]         SystemReadDataError resp			
[16]   1    1    1    1    1    1    1	MAR		
[15:5]   Reserved.   [4:0]   MAB entry index.	1417 115		
[4:0]   MAB entry index.   SCB_STATE   17]   0			
SCB_STATE         [17]         0           [16]         1         1           [15:4]         Reserved.         [3:0]         SCB entry index.           SCB_ADDR         [17]         0         [16]         1           [15:4]         Reserved.         [3:0]         SCB entry index.           SCB_DATA         [17]         0         [16]         1           [15:4]         Reserved.         [3:0]         SCB entry index.           WCB         [17]         0         [16]         1           [15:3]         Reserved.         [2:0]         WCB entry index.           SCB_POISON         [17]         0         [16]         1           [15:4]         Reserved.         [15:4]         Reserved.           [15:4]         Reserved.         [16]         0           [15:4]         Reserved.         [16]         0           [15:2]         Reserved.         0			
	CCD CTATE		<u> </u>
[15:4]   Reserved.   [3:0]   SCB entry index.   SCB_ADDR   [17]   0   [16]   1   [15:4]   Reserved.   [3:0]   SCB entry index.   SCB_DATA   [17]   0   [16]   1   [15:4]   Reserved.   [3:0]   SCB entry index.   SCB_DATA   [17]   0   [16]   1   [15:4]   Reserved.   [3:0]   SCB entry index.   SCB_DATA   [17]   0   [16]   1   [15:3]   Reserved.   [2:0]   WCB entry index.   SCB_DATA   [16]   1   [15:4]   Reserved.   [2:0]   WCB entry index.   SCB_DATA   [16]   1   [15:4]   Reserved.   [2:0]   WCB entry index.   SCB_DATA   [16]   1   [15:4]   Reserved.   [3:0]   SCB entry index.   SCB_DATA   [16]   0   [15:4]   Reserved.   [3:0]   SCB entry index.   SCB_DATA   [16]   0   [15:2]   Reserved.   [1:0]   SystemReadDataError response error type.   SystemReadDataErrorScb   [17]   0   [16]   0   [15:2]   Reserved.   [1:0]   SystemReadDataError response error type.   SystemReadDataErrorWcb   [17]   0   SystemReadDataError response error type.   SystemReadDataErrorWcb   [17]   0   SystemReadDataError response error type.   SystemReadDataError response err	SCB_STATE		
SCB entry index.   171   0   161   1   161   1   161   1   161   1			
SCB_ADDR         [17]         0           [15:4]         Reserved.           [3:0]         SCB entry index.           SCB_DATA         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           WCB         [17]         0           [16]         1           [15:3]         Reserved.           [2:0]         WCB entry index.           SCB_POISON         [17]         0           [16]         1           [15:4]         Reserved.           [3:0]         SCB entry index.           SystemReadDataErrorLoad         [17]         0           [16]         0         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           SystemReadDataErrorScb         [17]         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           SystemReadDataErrorWcb         [17]         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           SystemReadDataError response			
[16]   1   Reserved.   [3:0]   SCB entry index.			-
	SCB_ADDR		1.
SCB_DATA			
SCB_DATA			
[16]			
[15:4]   Reserved.   [3:0]   SCB entry index.	SCB_DATA		0
SCB entry index.			
WCB       [17]       0         [16]       1         [15:3]       Reserved.         [2:0]       WCB entry index.         SCB_POISON       [17]       0         [16]       1         [15:4]       Reserved.         [3:0]       SCB entry index.         SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0			
16			
	WCB		0
SCB_POISON       [17]       0         [16]       1         [15:4]       Reserved.         [3:0]       SCB entry index.         SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0         HWA       [17]       0			1
SCB_POISON       [17]       0         [16]       1         [15:4]       Reserved.         [3:0]       SCB entry index.         SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [16]       0         [16]       0         [16]       0         [16]       0         [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0			Reserved.
[16]       1         [15:4]       Reserved.         [3:0]       SCB entry index.         SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0		[2:0]	WCB entry index.
[15:4]   Reserved.     [3:0]   SCB entry index.     SystemReadDataErrorLoad   [17]   0     [16]   0   0     [15:2]   Reserved.     [1:0]   SystemReadDataError response error type.     SystemReadDataErrorScb   [17]   0     [16]   0     [15:2]   Reserved.     [1:0]   SystemReadDataError response error type.     SystemReadDataErrorWcb   [17]   0     SystemReadDataError response error type.     SystemReadDataErrorWcb   [17]   0     SystemReadDataError response error type.	SCB_POISON	[17]	0
SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0		[16]	1
SystemReadDataErrorLoad       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0		[15:4]	Reserved.
[16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorScb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0		[3:0]	SCB entry index.
Image: square of the content of the co	SystemReadDataErrorLoad	[17]	0
SystemReadDataErrorScb[17] [16] [15:2] [1:0]0 Reserved. [1:0]SystemReadDataError response error type.Reserved. [1:0]SystemReadDataErrorWcb[17] [16] [15:2] [15:2] [15:2] [1:0]0 Reserved. [1:0]HWA[17]0HWA[17]0		[16]	0
SystemReadDataErrorScb         [17]         0           [16]         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           SystemReadDataErrorWcb         [17]         0           [16]         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           HWA         [17]         0		[15:2]	Reserved.
[16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0		[1:0]	SystemReadDataError response error type.
[16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0	SystemReadDataErrorScb		
[15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         SystemReadDataErrorWcb       [17]       0         [16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0	-		
SystemReadDataErrorWcb[17] [16] [15:2] [1:0]0 (16) (15:2) [1:0]0 (Reserved.) (1:0)HWA[17]0			Reserved.
SystemReadDataErrorWcb         [17]         0           [16]         0           [15:2]         Reserved.           [1:0]         SystemReadDataError response error type.           HWA         [17]         0			SystemReadDataError response error type.
[16]       0         [15:2]       Reserved.         [1:0]       SystemReadDataError response error type.         HWA       [17]       0	SystemReadDataErrorWcb		
[15:2] Reserved. [1:0] SystemReadDataError response error type.  HWA [17] 0			
[1:0]SystemReadDataError response error type.HWA[17]0			Reserved.
HWA [17] 0			
	HWA		
		[16]	0

	[15:8]	Reserved.
	[7]	MCA was signaled.
	[6]	Reserved.
	[5:0]	Assertion type.
STORE_DATA_OTHER	[17]	0
	[16]	0
	[15:7]	Reserved.
	[6]	If 1, then bits[5:0] are STQ index. If 0, then bits[3:0] are SCB
		index.
	[5:0]	If bit[6] == 1, then STQ index. If bit[6] == 0, then bits[5:4] = 00b
		and bits[3:0] are STQ index.

MSRC000_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA::LS::MCA_DESTAT_I	MSRC000	2008 [LS Machine	Check Deferred Error	Status Thread 0	(MCA::LS::MCA	DESTAT LS	)
---	---------	------------------	----------------------	-----------------	---------------	-----------	---

MSR	C000_2008 [LS Machine Check Deferred Error Status Thread 0] (MCA::LS::MCA_DESTAT_LS)
Reset:	Cold,0000_0000_0000_0000h.
	status information for the first deferred error seen in this bank.
	_core[7:0]_thread[1:0]_inst0; MSRC000_2008
Bits	Description
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the
	section on overwrite priorities.)
61:59	RESERV4. Read-write. Reset: Cold,0h.
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::LS::MCA_DEADDR_LS contains address information associated with the error.
E7.E4	RESERV3. Read-write. Reset: Cold,0h.
53	SyndV. Read-write, Volatile. Reset: Cold,01. 1=This error logged information in MCA::LS::MCA_SYND_LS. If
55	MCA::LS::MCA_SYND_LS[ErrorPriority] is the same as the priority of the error in
	MCA::LS::MCA_STATUS_LS, then the information in MCA::LS::MCA_SYND_LS is associated with the error
	in MCA::LS::MCA_DESTAT_LS.
52:45	RESERV2. Read-write. Reset: Cold,00h.
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an
	exception is deferred until the poison data is consumed.
43:30	RESERV1. Read-write. Reset: Cold,0000h.
29:24	<b>AddrLsb</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained
	in MCA::LS::MCA_ADDR_LS[ErrorAddr]. A value of 0 indicates that MCA::LS::MCA_ADDR_LS[55:0]
	contains a valid byte address. A value of 6 indicates that MCA::LS::MCA_ADDR_LS[55:6] contains a valid
	cache line address and that MCA::LS::MCA_ADDR_LS[5:0] are not part of the address and should be ignored by
	error handling software. A value of 12 indicates that MCA::LS::MCA_ADDR_LS[55:12] contain a valid 4-KB
	memory page and that MCA::LS::MCA_ADDR_LS[11:0] should be ignored by error handling software.
	RESERVO. Read-write. Reset: Cold,0h.
21:16	<b>ErrorCodeExt</b> . Read-write, Volatile. Reset: Cold, 00h. Logs an extended error code when an error is detected.
	This model-specific field is used in conjunction with ErrorCode to identify the error sub-type for root cause
	analysis.
15:0	<b>ErrorCode</b> . Read-write, Volatile. Reset: Cold,0000h. Error code for this error.

### MSRC000\_2009 [LS Deferred Error Address Thread 0] (MCA::LS::MCA\_DEADDR\_LS)

Reset: Cold,0000_0000_0000_0000h.
The MCA::LS::MCA_DEADDR_LS register stores the address associated with the error in
MCA::LS::MCA_DESTAT_LS. The register is only meaningful if MCA::LS::MCA_DESTAT_LS[Val] == 1 and
MCA::LS::MCA_DESTAT_LS[AddrV] == 1. The lowest valid bit of the address is defined by

MCA:	MCA::LS::MCA_DESTAT_LS.		
_lthree0_	_lthree0_core[7:0]_thread[1:0]_inst0; MSRC000_2009		
Bits	Bits Description		
63:57	Reserved.		
56:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,000_0000_0000h. Contains the address, if any, associated		
	with the error logged in MCA::LS::MCA_DESTAT_LS. The lowest-order valid bit of the address is specified in		
	MCA::LS::MCA_DESTAT_LS.		

	MCA::LS::MCA_DESTAT_LS.
MSR	C001_0400 [LS Machine Check Control Mask Thread 0] (MCA::LS::MCA_CTL_MASK_LS)
	write. Reset: 0000_0000_0000_0000h.
	detection of an error source.
	core[7:0]_thread[1:0]_inst0; MSRC001_0400
	Description
63:24	Reserved.
23	<b>STORE_DATA_OTHER</b> . Read-write. Reset: 0. A parity error was detected in an STLF, SCB EMEM entry or SRB store data by any access. Subtract 33 from the error location to get the actual error index.
22	<b>HWA</b> . Read-write. Reset: 0. A hardware assertion error was reported.
21	<b>SystemReadDataErrorWcb</b> . Read-write. Reset: 0. A SystemReadDataError error was reported on Read data returned from L2 for a WCB store.
20	<b>SystemReadDataErrorScb</b> . Read-write. Reset: 0. A SystemReadDataError error was reported on Read data returned from L2 for an SCB store.
19	<b>SystemReadDataErrorLoad</b> . Read-write. Reset: 0. A SystemReadDataError error was reported on Read data returned from L2 for a load.
18	<b>SCB_POISON</b> . Read-write. Reset: 0. A poisoned line was detected in an SCB entry by any access.
17	<b>WCB</b> . Read-write. Reset: 0. A parity error was detected in a WCB entry by any access.
16	<b>SCB_DATA</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry data field by any access.
15	<b>SCB_ADDR</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry address field by any access.
14	<b>SCB_STATE</b> . Read-write. Reset: 0. A parity error was detected in an SCB entry state field by any access.
13	<b>MAB</b> . Read-write. Reset: 0. A parity error was detected in a Miss Address Buffer (MAB) entry.
12	<b>LDQ</b> . Read-write. Reset: 0. A parity error was detected in an LDQ entry by any access.
11	<b>STQ</b> . Read-write. Reset: 0. A parity error was detected in an STQ entry by any access.
10	<b>PWC</b> . Read-write. Reset: 0. A parity error was detected in a PWC entry by any access.
9	<b>L2DTLB</b> . Read-write. Reset: 0. A parity error was detected in an L2 TLB entry by any access.
8	<b>L1DTLB</b> . Read-write. Reset: 0. A parity error was detected in an L1 TLB entry by any access. This error only logs a valid address down through bit[12], in spite of the AddrLsbCnt value of 0.
7	<b>EMEM_RMW</b> . Read-write. Reset: 0. An ECC error was detected on an EMEM Read-Modify-Write by a store.
6	<b>EMEM_LOAD</b> . Read-write. Reset: 0. An ECC error is detected on an Emulation Memory(EMEM) read by a load.
5	<b>DC_TAG_STORE</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is detected in the data cache tag meta-data poison bit. The error was detected on a tag read by a store. (NOTE: Overflow may be incorrectly set following this error.)
4	<b>DC_TAG_LOAD</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is detected in the data cache tag meta-data poison bit. The error is detected on a tag read by a load. (NOTE: Overflow may be incorrectly set following this error.)
3	<b>DC_TAG_VICTIM</b> . Read-write. Reset: 0. An ECC error is detected in the data cache tag array, or a mismatch is detected in the data cache tag meta-data poision bit. The error is detected on a tag Read by a probe or victimization.
2	<b>DC_DATA_RMW</b> . Read-write. Reset: 0. An ECC error is detected in the data cache data array. This error is detected on a data cache Read-Modify-Write by a store.
1	<b>DC_DATA_LOAD</b> . Read-write. Reset: 0. An ECC error or poison consumption is detected on a data cache Read by a load. MCA::LS::MCA_SYND_LS[ErrorInformation][0]? Poison data originating from outside the core. :

	Data cache ECC error.	
0	<b>DC_DATA_VICTIM</b> . Read-write. Reset: 0. An ECC error was detected on a data cache read by a probe or	1
	victimization.	

#### 3.2.5.2 IF

MSRO	C000_2010 [IF Machine Check Control Thread 0] (MCA::IF::MCA_CTL_IF)		
Read-write. Reset: 0000_0000_0000_0000h.			
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the			
	ponding error. The MCA::IF::MCA_CTL_IF register must be enabled by the corresponding enable bit in		
	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
	_core[7:0]_thread[1:0]_inst1; MSRC000_2010		
Bits	Description		
	Reserved.		
18	CtMceError. Read-write. Reset: 0. CT MCE.		
17	BsrParity. Read-write. Reset: 0. BSR Parity Error.		
16	<b>L2TlbMultiHit</b> . Read-write. Reset: 0. L2-TLB Multi-Hit.		
15	L1TlbMultiHit. Read-write. Reset: 0. L1-TLB Multi-Hit.		
14	<b>HwAssert</b> . Read-write. Reset: 0. Hardware Assertion Error.		
13	SystemReadDataError. Read-write. Reset: 0. L2 Cache Error Response.		
12	<b>L2RespPoison</b> . Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison		
	data.		
11	L2BtbMultiHit. Read-write. Reset: 0. BP L2-BTB Multi-Hit Error.		
10	L1BtbMultiHit. Read-write. Reset: 0. BP L1-BTB Multi-Hit Error.		
9	IcUtagParity. Read-write. Reset: 0. Ic MicroTag Parity Error.		
8	<b>RSVD_8</b> . Read-write. Reset: 0. Reserved. Will never trigger.		
7	L2ItlbParity. Read-write. Reset: 0. L2-TLB Parity Error.		
6	L1ItlbParity. Read-write. Reset: 0. L1-TLB Parity Error.		
5	<b>RSVD_5</b> . Read-write. Reset: 0. Reserved. Will never trigger.		
4	<b>DqParity</b> . Read-write. Reset: 0. PRQ Parity Error.		
3	<b>DataParity</b> . Read-write. Reset: 0. IC Data Array Parity Error.		
2	TagParity. Read-write. Reset: 0. IC Full Tag Parity Error.		
1	TagMultiHit. Read-write. Reset: 0. IC Full Tag Multi-hit Error.		
0	OcUtagParity. Read-write. Reset: 0. Op Cache Microtag Parity Error. Parity errors on PA and other relevant utag		
	fields are reported, independent of any utag probing. The parity error way and index are logged.		

### MSRC000\_2011 [IF Machine Check Status Thread 0] (MCA::IF::MCA\_STATUS\_IF)

Reset:	Reset: Cold,0000_0000_0000_0000h.			
Logs i	Logs information associated with errors.			
_lthree0_	_core[7:0]_thread[1:0]_inst1; MSRC000_2011			
Bits	Bits Description			
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has			
	been read.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not			
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check			
	Errors].			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.			

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in			
	MCA::IF::MCA_CTL_IF. This bit is a copy of bit in MCA::IF::MCA_CTL_IF for this error.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::IF::MCA_MISCO_IF. In certain modes, MISC registers are			
	owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV ==			
	1 and the MISC register to be read as all zeros.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
58				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
57	<b>PCC.</b> Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of			
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be			
	reinitialized.			
- F.C	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.			
ГГ	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only			
	meaningful when MCA::IF::MCA_STATUS_IF[PCC] == 0.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.			
54	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
53	SyndV. Reset: Cold,0. 1=This error logged information in MCA::IF::MCA_SYND_IF. If			
	MCA::IF::MCA_SYND_IF[ErrorPriority] is the same as the priority of the error in			
	MCA::IF::MCA_STATUS_IF, then the information in MCA::IF::MCA_SYND_IF is associated with the error in			
	MCA::IF::MCA_STATUS_IF.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
52	Reserved.			
51:47	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC			
	algorithm. UC indicates whether the error was actually corrected by the processor.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC			
	algorithm. UC indicates whether the error was actually corrected by the processor.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data			
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is			
	Consumed.  Access Type Core VCC Marri IV/CD[McStatus M/En] 2 Dead verito a Dead M/vito 0 colly Error on verito 1			
47	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
17.11	RESERV41. Reset: Cold,0h. MCA_STATUS Register Reserved bits.			
42.41				
40	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.  Scrub. Reset: Cold,0. 1=The error was the result of a scrub operation.			
40	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
30.30	RESERV38. Reset: Cold,0h. MCA_STATUS Register Reserved bits.			
33:30	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.			
27.22				
17/3/				
07.02	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is associated with the error. Otherwise this field is Reserved.			

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
29:24	<b>AddrLsb.</b> Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
	MCA::IF::MCA_ADDR_IF[ErrorAddr]. A value of 0 indicates that MCA::IF::MCA_ADDR_IF[55:0] contains a				
	valid byte address. A value of 6 indicates that MCA::IF::MCA_ADDR_IF[55:6] contains a valid cache line				
	address and that MCA::IF::MCA_ADDR_IF[5:0] are not part of the address and should be ignored by error				
	handling software. A value of 12 indicates that MCA::IF::MCA_ADDR_IF[55:12] contain a valid 4-KB memory				
	page and that MCA::IF::MCA_ADDR_IF[11:0] should be ignored by error handling software.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.				
23:22	RESERV22. Reset: Cold,0h. MCA_STATUS Register Reserved bits.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.				
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause				
	analysis. This field indicates which bit position in MCA::IF::MCA_CTL_IF enables error reporting for the logged				
	error.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this				
	field.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.				

Table 38: MCA\_STATUS\_IF

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
31	Ext						
OcUtagParit	0x0	1	1	1	0	0	0
у							
TagMultiHit	0x1	0	0	0	0	0	1
TagParity	0x2	0	0	0	0	0	1
DataParity	0x3	0	0	0	0	0	1
DqParity	0x4	1	1	1	0	0	0
RSVD_5	0x5	1	1	1	0	0	0
L1ItlbParity	0x6	0	0	0	0	0	1
L2ItlbParity	0x7	0	0	0	0	0	1
RSVD_8	0x8	1	1	1	0	0	0
IcUtagParity	0x9	0	0	0	0	0	0
L1BtbMulti	0xA	0	0	0	0	0	0
Hit							
L2BtbMulti	0xB	0	0	0	0	0	0
Hit							
L2RespPoiso	0xC	1	0	1	0	1	1
n							
SystemRead	0xD	1	0	1	0	0	1
DataError							
HwAssert	0xE	1	1	1	0	0	0
L1TlbMulti	0xF	0	0	0	0	0	1
Hit							
L2TlbMulti	0x10	0	0	0	0	0	1
Hit							
BsrParity	0x11	1	1	1	0	0	0
CtMceError	0x12	1	1	1	0	0	0

MSRC	MSRC000_2012 [IF Machine Check Address Thread 0] (MCA::IF::MCA_ADDR_IF)		
Reset:	Reset: Cold,0000_0000_0000_0000h.		
MCA:	:IF::MCA_ADDR_IF stores an address and other information associated with the error in		
MCA:	MCA::IF::MCA_STATUS_IF. The register is only meaningful if MCA::IF::MCA_STATUS_IF[Val] == 1 and		
MCA:	:IF::MCA_STATUS_IF[AddrV] == 1.		
_lthree0_	_core[7:0]_thread[1:0]_inst1; MSRC000_2012		
Bits	Bits Description		
63:57	Reserved.		
	6:0 <b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,000_0000_0000h. Unless otherwise specified by an error,		
	contains the address associated with the error logged in MCA::IF::MCA_STATUS_IF. For physical addresses, the		
	most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].		

### Table 39: MCA\_ADDR\_IF

Error Type	Bits	Description
OcUtagParity	[56:0]	Reserved.
TagMultiHit	[56:0]	VA
TagParity	[56:0]	VA
DataParity	[56:0]	VA
DqParity	[56:0]	Reserved.
RSVD_5	[56:0]	Reserved.
L1ItlbParity	[56:0]	VA
L2ItlbParity	[56:0]	VA
RSVD_8	[56:0]	Reserved.
IcUtagParity	[56:0]	Reserved.
L1BtbMultiHit	[56:0]	Reserved.
L2BtbMultiHit	[56:0]	Reserved.
L2RespPoison	[56:0]	VA
SystemReadDataError	[56:0]	VA
HwAssert	[56:0]	Reserved.
L1TlbMultiHit	[56:0]	VA
L2TlbMultiHit	[56:0]	VA
BsrParity	[56:0]	Reserved.
CtMceError	[56:0]	Reserved.

#### MSRC000 2013 [IF Machine Check Miscellaneous 0 Thread 0] (MCA::IF::MCA MISC0 IF)

WICH	2000_2015 [II Machine Check Miscenaneous v Tineau v] (MC/1IIMC/1_MISCO_II )		
Log m	Log miscellaneous information associated with errors.		
_lthree0	_lthree0_core[7:0]_thread[1:0]_inst1; MSRC000_2013		
Bits	ts Description		
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62 <b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.			
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61 <b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this re			
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	IntP. Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :		
	Read-only.		

59:56	Reserved.					
55:52		t. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the				
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see					
		6::Apic::ExtendedInterruptLvtEntries).				
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :				
	Read-only					
51		eset: 0. 1=Count thresholding errors.				
	AccessTy Read-only	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :				
50:49		<b>dIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.				
	AccessTy	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :				
	Read-only	I.				
	ValidValu	ies:				
	Value	Description				
	0h	No Interrupt.				
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).				
	2h	SMI trigger event.				
	3h Reserved.					
48		Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,				
		longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is				
	generated					
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write :				
	Read-only.					
	Reserved.					
43:32	<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is					
	incremented by hardware when errors are logged. When this counter verflows, it stays at FFFh (no rollover). T					
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in o					
	for an interrupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.					
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::IF::MCA_MISC0_IF[Locked]) ? Read-write Read-only.					
31:24		<b>BlkPtr</b> . Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.				
23:0	Reserved.					

### MSRC000\_2014 [IF Machine Check Configuration Thread 0] (MCA::IF::MCA\_CONFIG\_IF)

Reset:	et: 0000_0002_0000_0021h.						
Contro	ols configu	ration of the associated machine check bank.					
_lthree0_	_core[7:0]_thr	ead[1:0]_inst1; MSRC000_2014					
Bits	Descripti	on					
63:39	Reserved.						
38:37	Deferred	<b>IntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.					
	ValidValu	ues:					
	Value	Description					
	0h	Oh No Interrupt.					
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]).					
	2h	2h SMI trigger event.					
	3h Reserved.						
36:33	33 Reserved.						
32	McaXEnable. Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the						
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and						

fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via

	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::IF::MCA_CONFIG_IF[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::IF::MCA_CONFIG_IF[DeferredErrorLoggingSupported] == 1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::IF::MCA_MISC0_IF[BlkPtr] indicates the presence of the
	additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::IF::MCA_STATUS_IF[TCC] is present.

## MSRC000\_2015 [IF IP Identification Thread 0] (MCA::IF::MCA\_IPID\_IF)

Reset: 0001\_00B0\_0000\_0000h.

3h

4h 5h

7h-6h

Deferred error.
Uncorrected error.

Fatal error.

Reserved.

The MCA::IF::MCA\_IPID\_IF register is used by software to determine what IP type and revision is associated with the MCA bank.

\_lthree0\_core[7:0]\_thread[1:0]\_inst1; MSRC000\_2015

Bits	Description		
63:48	<b>McaType</b> . Read-only. Reset: 0001h. The McaType of the MCA bank within this IP.		
47:44	<b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
31:0	<b>InstanceIdLo</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		

### MSRC000\_2016 [IF Machine Check Syndrome Thread 0] (MCA::IF::MCA\_SYND\_IF)

MSR	~000_2010	5 [IF Machine Check Syndrome Thread 0] (MCA::IF::MCA_SYND_IF)					
Reset:	Cold,0000	0_0000_0000_0000h.					
Logs p	physical lo	cation information associated with error in MCA::IF::MCA_STATUS_IF thread[0].					
_lthree0	_core[7:0]_thr	ead[1:0]_inst1; MSRC000_2016					
Bits	Descripti	on					
63:33	Reserved.						
32	Syndrom	e. Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in					
	MCA::IF:	::MCA_STATUS_IF. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a					
	length spe	ecified by MCA::IF::MCA_SYND_IF[Length]. The Syndrome field is only valid when					
	MCA::IF::MCA_SYND_IF[Length] is not 0.						
31:27	Reserved.						
26:24	<b>ErrorPriority</b> . Read-write. Reset: Cold,0h. Encodes the priority of the error logged in						
	MCA::IF::MCA_SYND_IF.						
	ValidValues:						
	Value	Value Description					
	0h	Oh No error.					
	1h	1h Reserved.					
	2h	Corrected error.					

23:18 **Length.** Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in

MCA::IF::MCA\_SYND\_IF[Syndrome]. A value of 0 indicates that there is no valid syndrome in MCA::IF::MCA\_SYND\_IF. For example, a syndrome length of 9 means that MCA::IF::MCA\_SYND\_IF[Syndrome] bits[8:0] contains a valid syndrome.

17:0 ErrorInformation. Read-write, Volatile. Reset: Cold,0\_0000h. Contains error-specific information about the location of the error. Decoding is available in Table 40 [MCA\_SYND\_IF Register].

Table 40: MCA\_SYND\_IF Register

Error Type	Bits	Description
OcUtagParity	[17:16]	Reserved.
	[15:8]	Way bit vector.
	[7:6]	Reserved.
	[5:0]	Index.
TagMultiHit	[17:16]	Reserved.
	[15:8]	Way bit vector.
	[7:6]	Reserved.
	[5:0]	Index.
TagParity	[17]	Reserved.
	[16]	Way valid.
	[15:8]	Reserved.
	[7:0]	Way bit vector.
DataParity	[17:15]	Reserved.
·	[14:12]	Data bank.
	[11:8]	Sub-bank.
	[7:0]	Index.
DqParity	[17]	Reserved.
•	[16]	PA Error valid.
	[15:0]	Way bit vector.
RSVD_5	[17:0]	Reserved.
L1ItlbParity	[17:6]	Reserved.
-	[5:0]	Index.
L2ItlbParity	[17:16]	Reserved.
	[15:8]	Way bit vector.
	[7:6]	Reserved.
	[5:0]	Index.
RSVD_8	[17:0]	Reserved.
IcUtagParity	[17:16]	Reserved.
	[15:8]	Way bit vector.
	[7:6]	Reserved.
	[5:0]	Index.
L1BtbMultiHit	[17:12]	Reserved.
	[11:8]	Way bit vector.
	[7:0]	Index.
L2BtbMultiHit	[17:12]	Reserved.
	[11:9]	Table.
	[8:0]	Index.
L2RespPoison	[17:0]	Reserved.
SystemReadDataError	[17:4]	Reserved.

	[3]	Protection violation.
	[2]	Transaction error.
	[1]	Target abort.
	[0]	Master abort.
HwAssert	[17:5]	Assertion log.
	[4:0]	Code.
L1TlbMultiHit	[17:6]	Reserved.
	[5:0]	Index.
L2TlbMultiHit	[17:16]	Reserved.
	[15:8]	Way bit vector.
	[7:6]	Reserved.
	[5:0]	Index.
BsrParity	[17:8]	Reserved.
	[7:0]	Index.
CtMceError	[17:2]	Reserved.
	[1:0]	Thread bit vector.

#### MSRC001\_0401 [IF Machine Check Control Mask Thread 0] (MCA::IF::MCA\_CTL\_MASK\_IF) Read-write. Reset: 0000 0000 0000 0000h. Inhibit detection of an error source. lthree0\_core[7:0]\_thread[1:0]\_inst1; MSRC001\_0401 Bits Description 63:19 Reserved. 18 **CtMceError**. Read-write. Reset: 0. CT MCE. **BsrParity**. Read-write. Reset: 0. BSR Parity Error. 17 L2TlbMultiHit. Read-write. Reset: 0. L2-TLB Multi-Hit. 16 **L1TlbMultiHit**. Read-write. Reset: 0. L1-TLB Multi-Hit. 15 14 HwAssert. Read-write. Reset: 0. Hardware Assertion Error. 13 SystemReadDataError. Read-write. Reset: 0. L2 Cache Error Response. 12 **L2RespPoison**. Read-write. Reset: 0. L2 Cache Response Poison Error. Error is the result of consuming poison data. L2BtbMultiHit. Read-write. Reset: 0. BP L2-BTB Multi-Hit Error. 11 L1BtbMultiHit. Read-write. Reset: 0. BP L1-BTB Multi-Hit Error. 10 9 **IcUtagParity**. Read-write. Reset: 0. Ic MicroTag Parity Error. **RSVD 8**. Read-write. Reset: 0. Reserved. Will never trigger. 8 7 L2ItlbParity. Read-write. Reset: 0. L2-TLB Parity Error. 6 L1ItlbParity. Read-write. Reset: 0. L1-TLB Parity Error. 5 **RSVD\_5**. Read-write. Reset: 0. Reserved. Will never trigger. **DqParity**. Read-write. Reset: 0. PRQ Parity Error. 4 3 **DataParity**. Read-write. Reset: 0. IC Data Array Parity Error. TagParity. Read-write. Reset: 0. IC Full Tag Parity Error. 1 **TagMultiHit**. Read-write. Reset: 0. IC Full Tag Multi-hit Error. OcUtagParity. Read-write. Reset: 0. Op Cache Microtag Parity Error. Parity errors on PA and other relevant utag 0 fields are reported, independent of any utag probing. The parity error way and index are logged.

#### 3.2.5.3 L2

### MSRC000\_2020 [L2 Machine Check Control Thread 0] (MCA::L2::MCA\_CTL\_L2)

Read-	Read-write. Reset: 0000_0000_0000_0000h.				
0=Dis	0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the				
corres	ponding error. The MCA::L2::MCA_CTL_L2 register must be enabled by the corresponding enable bit in				
Core::	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.				
_lthree0	_core[7:0]_thread[1:0]_inst2; MSRC000_2020				
Bits	Description Description				
63:4	Reserved.				
3	Hwa. Read-write. Reset: 0. Hardware Assert Error.				
2	Data. Read-write. Reset: 0. L2M Data Array ECC Error.				
_	Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.				

**MultiHit**. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.

MSR	C000_2021 [L2 Machine Check Status Thread 0] (MCA::L2::MCA_STATUS_L2)
Reset:	Cold,0000_0000_0000_0000h.
	nformation associated with errors.
	_core[7:0]_thread[1:0]_inst2; MSRC000_2021
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::L2::MCA_CTL_L2. This bit is a copy of bit in MCA::L2::MCA_CTL_L2 for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::L2::MCA_MISC0_L2. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV
	== 1 and the MISC register to be read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::L2::MCA_ADDR_L2 contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::L2::MCA_STATUS_L2[PCC] == 0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If
	MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in
	MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error

	in MCA::L2::MCA_STATUS_L2.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
J1.4/	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
40	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
45	algorithm. UC indicates whether the error was actually corrected by the processor.
4.4	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold, 0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
40	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold, 0. 1=The error was the result of attempting to consume poisoned data.
40.44	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV41. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	RESERV38. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is
	associated with the error. Otherwise this field is Reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
29:24	<b>AddrLsb</b> . Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::L2::MCA_ADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_ADDR_L2[54:0] contains
	a valid byte address. A value of 6 indicates that MCA::L2::MCA_ADDR_L2[54:6] contains a valid cache line
	address and that MCA::L2::MCA_ADDR_L2[5:0] are not part of the address and should be ignored by error
	handling software. A value of 12 indicates that MCA::L2::MCA_ADDR_L2[54:12] contain a valid 4-KB memory
	page and that MCA::L2::MCA_ADDR_L2[11:0] should be ignored by error handling software.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
23:22	RESERV22. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::L2::MCA_CTL_L2 enables error reporting for the
	logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

### Table 41: MCA\_STATUS\_L2

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
MultiHit	0x0	1	1	1	0	0	1

Tag	0x1	0/1	0/1	0/1	0	0	1
Data	0x2	0/1	0/1	0/1	0/1	0	1
Hwa	0x3	1	1	1	0	0	1

## MSRC000\_2022 [L2 Machine Check Address Thread 0] (MCA::L2::MCA\_ADDR\_L2)

MSRC	C000_2022 [L2 Machine Check Address Thread 0] (MCA::L2::MCA_ADDR_L2)				
Reset:	Cold,0000_0000_0000_0000h.				
MCA:	:L2::MCA_ADDR_L2 stores an address and other information associated with the error in				
MCA:	:L2::MCA_STATUS_L2. The register is only meaningful if MCA::L2::MCA_STATUS_L2[Val] == 1 and				
MCA:	$:L2::MCA\_STATUS\_L2[AddrV] == 1.$				
_lthree0_	_core[7:0]_thread[1:0]_inst2; MSRC000_2022				
Bits	Description				
63:62	Reserved.				
61:56	<b>LSB</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained in				
	MCA::L2::MCA_ADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_ADDR_L2[55:0] contains				
	a valid byte address. A value of 6 indicates that MCA::L2::MCA_ADDR_L2[55:6] contains a valid cache line				
	address and that MCA::L2::MCA_ADDR_L2[5:0] are not part of the address and should be ignored by error				
	handling software. A value of 12 indicates that MCA::L2::MCA_ADDR_L2[55:12] contain a valid 4KB memory				
	page and that MCA::L2::MCA_ADDR_L2[11:0] should be ignored by error handling software.				
	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000h. Unless otherwise specified by an error,				
	contains the address associated with the error logged in MCA::L2::MCA_STATUS_L2. For physical addresses,				
	the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].				

### Table 42: MCA\_ADDR\_L2

Error Type	Bits	Description
MultiHit	[55:48]	Reserved.
	[47:6]	Physical Address.
	[5:0]	Reserved.
Tag	[55:48]	Reserved.
	[47:6]	Physical Address.
	[5:0]	Reserved.
Data	[55:48]	Reserved.
	[47:6]	Physical Address.
	[5:0]	Reserved.
Hwa	[31:0]	Reserved.

### MSRC000\_2023 [L2 Machine Check Miscellaneous 0 Thread 0] (MCA::L2::MCA\_MISC0\_L2)

112021	2000_2020 [22 Machine Check Miscendinedas V Infeature 1] (Mexicolativities Co_22)		
Log m	Log miscellaneous information associated with errors.		
_lthree0_	_core[7:0]_thread[1:0]_inst2; MSRC000_2023		
Bits	Description		
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not		
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.		
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.		
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt		
	generation are not supported.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :		
	Read-only.		

59:56	Reserved.		
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the		
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see		
		S::Apic::ExtendedInterruptLvtEntries).	
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :	
	Read-only		
51		eset: 0. 1=Count thresholding errors.	
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :	
	Read-only		
50:49		<b>dIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.	
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :	
	Read-only		
	ValidValu		
	Value	Description	
	0h	No Interrupt.	
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).	
	2h	SMI trigger event.	
	3h	Reserved.	
48	<b>Ovrflw</b> . Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,		
	ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is		
	generated.		
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISCO_L2[Locked]) ? Read-write :		
	Read-only		
	Reserved.		
43:32		Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is	
		ed by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The	
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order		
		errupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.  pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::L2::MCA_MISC0_L2[Locked]) ? Read-write :	
	Read-only	/	
31:24		dead-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	
23:0			
23:0	Reserved.		

### MSRC000\_2024 [L2 Machine Check Configuration Thread 0] (MCA::L2::MCA\_CONFIG\_L2)

Reset:	Reset: 0000_0000_0000_0025h.			
Contro	Controls configuration of the associated machine check bank.			
_lthree0_	_core[7:0]_thre	ead[1:0]_inst2; MSRC000_2024		
Bits	Descripti	on		
63:39	Reserved.			
38:37	Deferred	<b>IntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.		
	ValidValu	ues:		
	Value	Value Description		
	0h	No Interrupt.		
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]).		
	2h	SMI trigger event.		
	3h	Reserved.		
36:35	Reserved.			
34	4 <b>LogDeferredInMcaStat</b> . Read-write. Reset: 0. Init: BIOS,1. 1=Log deferred errors in			
	MCA::L2	:::MCA_STATUS_L2 and MCA::L2::MCA_ADDR_L2 in addition to MCA::L2::MCA_DESTAT_L2		
	and MCA	:::L2::MCA_DEADDR_L2. 0=Only log deferred errors in MCA::L2::MCA_DESTAT_L2 and		

	MCA::L2::MCA_DEADDR_L2. This bit does not affect logging of deferred errors in
	MCA::L2::MCA_SYND_L2, MCA::L2::MCA_MISC0_L2.
33	Reserved.
32	<b>McaXEnable</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via
	Core::X86::Msr::McaIntrCfg.
31:6	Reserved.
5	<b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::L2::MCA_CONFIG_L2[DeferredIntType] controls
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if
	MCA::L2::MCA_CONFIG_L2[DeferredErrorLoggingSupported] == 1.
4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 1. 1=Deferred errors are supported in this MCA bank, and
	MCA::L2::MCA_CONFIG_L2[LogDeferredInMcaStat] controls the logging behavior of these errors.
	MCA::L2::MCA_DESTAT_L2 and MCA::L2::MCA_DEADDR_L2 are supported in this MCA bank.
	0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::L2::MCA_MISC0_L2[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::L2::MCA_STATUS_L2[TCC] is present.

### MSRC000\_2025 [L2 IP Identification Thread 0] (MCA::L2::MCA\_IPID\_L2)

	2000		
Reset:	0002_00B0_0000_0000h.		
The M	The MCA::L2::MCA_IPID_L2 register is used by software to determine what IP type and revision is associated with the		
MCA	bank.		
_lthree0_	_core[7:0]_thread[1:0]_inst2; MSRC000_2025		
Bits	Description		
63:48	<b>McaType</b> . Read-only. Reset: 0002h. The McaType of the MCA bank within this IP.		
47:44	<b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
31:0	<b>InstanceId</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		

MSRC	C000_2026 [L2 Machine Check Syndrome Thread 0] (MCA::L2::MCA_SYND_L2)			
Reset:	Reset: Cold,0000_0000_0000_0000h.			
Logs p	hysical location information associated with error in MCA::L2::MCA_STATUS_L2 thread[0].			
_lthree0_	_core[7:0]_thread[1:0]_inst2; MSRC000_2026			
Bits	Description			
63:49	Reserved.			
	<b>Syndrome</b> . Read-write, Volatile. Reset: Cold,0_0000h. Contains the syndrome, if any, associated with the error logged in MCA::L2::MCA_STATUS_L2. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a length specified by MCA::L2::MCA_SYND_L2[Length]. The Syndrome field is only valid when MCA::L2::MCA_SYND_L2[Length] is not 0.			
31:27	Reserved.			
	<b>ErrorPriority</b> . Read-write. Reset: Cold,0h. Encodes the priority of the error logged in MCA::L2::MCA_SYND_L2.			
	ValidValues:			
	Value Description			
	Oh No error.			

	1h	Reserved.		
	2h	Corrected error.		
	3h	Deferred error.		
	4h	Uncorrected error.		
	5h	Fatal error.		
	7h-6h	Reserved.		
23:18	Length. I	Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in		
		:::MCA_SYND_L2[Syndrome]. A value of 0 indicates that there is no valid syndrome in		
	MCA::L2	ICA::L2::MCA_SYND_L2. For example, a syndrome length of 9 means that		
	MCA::L2	MCA::L2::MCA_SYND_L2[Syndrome] bits[8:0] contains a valid syndrome.		
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_000h. Contains error-specific information about the			
	location of the error. Decoding is available in Table 43 [MCA_SYND_L2 Register].			

### *Table 43: MCA\_SYND\_L2 Register*

The set in		
Error Type	Bits	Description
MultiHit	[17:8]	Index.
	[7:0]	One-hot way vector.
Tag	[17:13]	Reserved.
	[12:3]	Index.
	[2:0]	Way.
Data	[17:15]	Reserved.
	[14:5]	Index.
	[4:3]	Quarter-line.
	[2:0]	Way.
Hwa	[17:0]	Reserved.

IIWa	[17.0] Reserved.			
MSRO	C000_2028 [L2 Machine Check Deferred Error Status Thread 0] (MCA::L2::MCA_DESTAT_L2)			
Read-	Read-write, Volatile. Reset: Cold, 0000_0000_0000h.			
Holds	status information for the first deferred error seen in this bank.			
_lthree0_	_core[7:0]_thread[1:0]_inst2; MSRC000_2028			
Bits	Description			
63	<b>Val</b> . Read-write, Volatile. Reset: Cold, 0. 1=A valid error has been detected (whether it is enabled or not).			
62	<b>Overflow</b> . Read-write, Volatile. Reset: Cold, 0. 1=An error was detected while the valid bit (Val) was set; at least			
	one error was not logged. Overflow is set independently of whether the existing error is overwritten. (See the			
	section on overwrite priorities.)			
61:59	Reserved.			
58	<b>AddrV</b> . Read-write, Volatile. Reset: Cold, 0. 1=MCA::L2::MCA_DEADDR_L2 contains address information			
	associated with the error.			
57:54	Reserved.			
53	<b>SyndV</b> . Read-write, Volatile. Reset: Cold,0. 1=This error logged information in MCA::L2::MCA_SYND_L2. If			
	MCA::L2::MCA_SYND_L2[ErrorPriority] is the same as the priority of the error in			
	MCA::L2::MCA_STATUS_L2, then the information in MCA::L2::MCA_SYND_L2 is associated with the error			
	in MCA::L2::MCA_DESTAT_L2.			
52:45	Reserved.			
44	<b>Deferred</b> . Read-write, Volatile. Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an			
	uncorrectable data error which did not immediately cause a processor exception; poison is created and an			
	exception is deferred until the poison data is consumed.			
43:30	Reserved.			
29:24	<b>AddrLsb</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the least significant valid bit of the address contained			

	in MCA::L2::MCA_ADDR_L2[ErrorAddr]. A value of 0 indicates that MCA::L2::MCA_ADDR_L2[54:0]
	contains a valid byte address. A value of 6 indicates that MCA::L2::MCA_ADDR_L2[54:6] contains a valid
	cache line address and that MCA::L2::MCA_ADDR_L2[5:0] are not part of the address and should be ignored by
	error handling software. A value of 12 indicates that MCA::L2::MCA_ADDR_L2[54:12] contain a valid 4-KB
	memory page and that MCA::L2::MCA_ADDR_L2[11:0] should be ignored by error handling software.
23:22	Reserved.
21:16	<b>ErrorCodeExt</b> . Read-write, Volatile. Reset: Cold, 00h. Logs an extended error code when an error is detected.
	This model-specific field is used in conjunction with ErrorCode to identify the error sub-type for root cause
	analysis.
15:0	ErrorCode. Read-write, Volatile. Reset: Cold,0000h. Error code for this error.

### MSRC000\_2029 [L2 Deferred Error Address Thread 0] (MCA::L2::MCA\_DEADDR\_L2)

Reset:	Reset: Cold,0000_0000_0000_0000h.		
The M	The MCA::L2::MCA_DEADDR_L2 register stores the address associated with the error in		
MCA:	:L2::MCA_DESTAT_L2. The register is only meaningful if MCA::L2::MCA_DESTAT_L2[Val] == 1 and		
MCA:	MCA::L2::MCA_DESTAT_L2[AddrV] == 1. The lowest valid bit of the address is defined by		
MCA:	:L2::MCA_DESTAT_L2[AddrLsb].		
_lthree0_	_lthree0_core[7:0]_thread[1:0]_inst2; MSRC000_2029		
Bits	Description		
63:56	Reserved.		
55:0	<b>ErrorAddr</b> . Read-write, Volatile. Reset: Cold,00_0000_0000_0000h. Contains the address, if any, associated with		
	the error logged in MCA::L2::MCA_DESTAT_L2. The lowest-order valid bit of the address is specified in		
	MCA::L2::MCA_DESTAT_L2[AddrLsb].		

#### MSRC001\_0402 [L2 Machine Check Control Mask Thread 0] (MCA::L2::MCA\_CTL\_MASK\_L2)

moreous to the material of the		
Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit detection of an error source.		
_lthree0_core[7:0]_thread[1:0]_inst2; MSRC001_0402		
Bits	Description	
63:4	Reserved.	
3	<b>Hwa</b> . Read-write. Reset: 0. Hardware Assert Error.	
2	<b>Data</b> . Read-write. Reset: 0. L2M Data Array ECC Error.	
1	Tag. Read-write. Reset: 0. L2M Tag or State Array ECC Error.	
0	MultiHit. Read-write. Reset: 0. L2M Tag Multiple-Way-Hit error.	

#### 3.2.5.4 DE

### MSRC000\_2030 [DE Machine Check Control Thread 0] (MCA::DE::MCA\_CTL\_DE)

Read-write. Reset: 0000_0000_0000_0000h.			
0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the			
corresponding error. The MCA::DE::MCA_CTL_DE register must be enabled by the corresponding enable bit in			
Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.			
_lthree0_core[7:0]_thread[1:0]_inst3; MSRC000_2030			
Bits	Description		
63:10	Reserved.		
9	<b>HwAssertMca</b> . Read-write. Reset: 0. Hardware Assertion MCA error.		
8	<b>OCBO</b> . Read-write. Reset: 0. Micro-op buffer parity error.		

6	<b>UcDat</b> . Read-write. Reset: 0. Patch RAM data parity error.
5	<b>Faq</b> . Read-write. Reset: 0. Fetch address FIFO parity error.

**UcSeq.** Read-write. Reset: 0. Patch RAM sequencer parity error.

4	Idq. Read-write. Reset: 0. Instruction dispatch queue parity error.
3	UopQ. Read-write. Reset: 0. Micro-op Queue parity error.
2	<b>Ibq</b> . Read-write. Reset: 0. IBB Register File parity error.
1	OcDat. Read-write. Reset: 0. Micro-op cache Data Array parity error.
0	OcTag. Read-write. Reset: 0. Micro-op cache Tag Array parity error.

1	OcDat. Read-write. Reset: 0. Micro-op cache Data Array parity error.
0	OcTag. Read-write. Reset: 0. Micro-op cache Tag Array parity error.
MSR	C000_2031 [DE Machine Check Status Thread 0] (MCA::DE::MCA_STATUS_DE)
Reset:	Cold,0000_0000_0000000h.
Logs i	nformation associated with errors.
	_core[7:0]_thread[1:0]_inst3; MSRC000_2031
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::DE::MCA_CTL_DE. This bit is a copy of bit in MCA::DE::MCA_CTL_DE for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::DE::MCA_MISC0_DE. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV
	== 1 and the MISC register to be read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::DE::MCA_ADDR_DE contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
55	TCC. Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::DE::MCA_STATUS_DE[PCC] == 0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::DE::MCA_SYND_DE. If
	MCA::DE::MCA_SYND_DE[ErrorPriority] is the same as the priority of the error in
	MCA::DE::MCA_STATUS_DE, then the information in MCA::DE::MCA_SYND_DE is associated with the
	error in MCA::DE::MCA_STATUS_DE.
F2	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
4.0	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC

	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV41. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
39:38	RESERV38. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is
	associated with the error. Otherwise this field is Reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
29:24	
	MCA::DE::MCA_ADDR_DE[ErrorAddr]. A value of 0 indicates that MCA::DE::MCA_ADDR_DE[54:0]
	contains a valid byte address. A value of 6 indicates that MCA::DE::MCA_ADDR_DE[54:6] contains a valid
	cache line address and that MCA::DE::MCA_ADDR_DE[5:0] are not part of the address and should be ignored
	by error handling software. A value of 12 indicates that MCA::DE::MCA_ADDR_DE[54:12] contain a valid 4-
	KB memory page and that MCA::DE::MCA_ADDR_DE[11:0] should be ignored by error handling software.
20.00	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
23:22	RESERV22. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
21.10	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::DE::MCA_CTL_DE enables error reporting for the
	logged error.
15.0	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.

Table 44: MCA\_STATUS\_DE

Error Type	ErrorCode Ext	UC	PCC	TCC	Deferred	Poison	AddrV
OcTag	0x0					0	0
OcDat	0x1					0	0
Ibq	0x2					0	0
UopQ	0x3					0	0
Idq	0x4					0	0
Faq	0x5					0	0
UcDat	0x6					0	0

UcSeq	0x7			0	0
OCBQ	0x8			0	0
HwAssertMc	0x9			0	0
a					

# MSRC000\_2032 [DE Machine Check Address Thread 0] (MCA::DE::MCA\_ADDR\_DE)

Read-only. Reset: Cold,0000\_0000\_0000\_0000h.

MCA::DE::MCA\_ADDR\_DE stores an address and other information associated with the error in

MCA::DE::MCA\_STATUS\_DE. The register is only meaningful if MCA::DE::MCA\_STATUS\_DE[Val] == 1 and

 $MCA::DE::MCA\_STATUS\_DE[AddrV] == 1.$ 

\_lthree0\_core[7:0]\_thread[1:0]\_inst3; MSRC000\_2032

# **Bits Description**

**ErrorAddr**. Read-only. Reset: Cold,0000\_0000\_0000h. Contains the address, if any, associated with the error logged in MCA::DE::MCA\_STATUS\_DE.

## *Table 45: MCA\_ADDR\_DE*

Error Type	Bits	Description
OcTag	[55:0]	Reserved.
OcDat	[55:0]	Reserved.
Ibq	[55:0]	Reserved.
UopQ	[55:0]	Reserved.
Idq	[55:0]	Reserved.
Faq	[55:0]	Reserved.
UcDat	[55:0]	Reserved.
UcSeq	[55:0]	Reserved.
OCBQ	[55:0]	Reserved.
HwAssertMca	[55:0]	Reserved.

### MSRC000\_2033 [DE Machine Check Miscellaneous 0 Thread 0] (MCA::DE::MCA\_MISC0\_DE)

Log m	iscellaneous information associated with errors.				
_lthree0_	lthree0_core[7:0]_thread[1:0]_inst3; MSRC000_2033				
Bits	Description				
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not				
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.				
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.				
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt				
	generation are not supported.				
	$Access Type: (Core::X86::Msr::HWCR[McStatusWrEn] \mid !MCA::DE::MCA\_MISC0\_DE[Locked]) ? Read-write: \\$				
	Read-only.				
59:56	Reserved.				
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the				
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see				
	Core::X86::Apic::ExtendedInterruptLvtEntries).				
	$Access Type: (Core::X86::Msr::HWCR[McStatusWrEn] \mid !MCA::DE::MCA\_MISC0\_DE[Locked]) ? Read-write: \\$				
	Read-only.				
51	CntEn. Reset: 0. 1=Count thresholding errors.				

	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :						
	Read-only.						
50:49	Threshol	<b>ThresholdIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.					
	AccessTy	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :					
	Read-only	7.					
	ValidValı	ies:					
	Value	Description					
	0h	No Interrupt.					
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).					
	2h	SMI trigger event.					
	3h	Reserved.					
48	Ovrflw. F	Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,					
	ErrCnt no	longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is					
	generated						
	AccessTy	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :					
	Read-only	7.					
47:44	Reserved.						
43:32		<b>ErrCnt</b> . Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is					
		ed by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The					
		threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order					
	for an inte	for an interrupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.					
	AccessTy	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::DE::MCA_MISC0_DE[Locked]) ? Read-write :					
	Read-only	Read-only.					
31:24	<b>BlkPtr</b> . R	ead-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.					
23:0	Reserved.						

# MSRC000 2034 [DE Machine Check Configuration Thread 0] (MCA::DE::MCA CONFIG DE)

MSRO	J000 <u>_</u> 203	4 [DE Machine Check Configuration Thread 0] (MCA::DE::MCA_CONFIG_DE)				
Reset:	0000_000	02_0000_0021h.				
Contro	Controls configuration of the associated machine check bank.					
_lthree0_		ead[1:0]_inst3; MSRC000_2034				
Bits	Descript	ion				
63:39	Reserved					
38:37	Deferred	<b>IntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.				
	ValidVal	ues:				
	Value	Description				
	0h	No Interrupt.				
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]).				
	2h	SMI trigger event.				
	3h	Reserved.				
36:33	Reserved					
32	McaXEn	<b>able</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the				
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and					
		rs will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via				
	Core::X86::Msr::McaIntrCfg.					
31:6	Reserved	•				
5		IntTypeSupported. Read-only. Reset: 1. 1=MCA::DE::MCA_CONFIG_DE[DeferredIntType] controls				
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if					
	MCA::DE::MCA_CONFIG_DE[DeferredErrorLoggingSupported] == 1.					
4:3	Reserved					
2	Deferred	<b>ErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and				
	•					

	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::DE::MCA_MISC0_DE[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::DE::MCA_STATUS_DE[TCC] is present.

# MSRC000\_2035 [DE IP Identification Thread 0] (MCA::DE::MCA\_IPID\_DE)

Reset: 0003_00B0_0000_0000h.
The MCA::DE::MCA_IPID_DE register is used by software to determine what IP type and revision is associated with
the MCA bank.
_lthree0_core[7:0]_thread[1:0]_inst3; MSRC000_2035
Bits Description
63:48 <b>McaType</b> . Read-only. Reset: 0003h. The McaType of the MCA bank within this IP.
47:44 <b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per
instance of this register.
43:32 <b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.
31:0 <b>InstanceIdLo</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per
instance of this register.

# MSRC000\_2036 [DE Machine Check Syndrome Thread 0] (MCA::DE::MCA\_SYND\_DE)

Reset:	Cold,0000	0_0000_0000_0000h.				
	ogs physical location information associated with error in MCA::DE::MCA_STATUS_DE thread[0].					
_lthree0_	ee0_core[7:0]_thread[1:0]_inst3; MSRC000_2036					
Bits	Descripti	on				
63:33	Reserved.	,				
32		e. Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in				
	MCA::DI	E::MCA_STATUS_DE. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a				
	length spe	ecified by MCA::DE::MCA_SYND_DE[Length]. The Syndrome field is only valid when				
	MCA::DI	E::MCA_SYND_DE[Length] is not 0.				
31:27	Reserved.	,				
26:24	ErrorPri	ority. Read-write. Reset: Cold,0h. Encodes the priority of the error logged in				
	MCA::DI	E::MCA_SYND_DE.				
	ValidValu	ues:				
	Value	Description				
	0h	No error.				
	1h	Reserved.				
	2h	Corrected error.				
	3h Deferred error.					
	4h	Uncorrected error.				
	5h	Fatal error.				
	7h-6h Reserved.					
23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold,00h. Specifies the length in bits of the syndrome contained in					
	MCA::DE::MCA_SYND_DE[Syndrome]. A value of 0 indicates that there is no valid syndrome in					
	MCA::DE::MCA_SYND_DE. For example, a syndrome length of 9 means that					
		E::MCA_SYND_DE[Syndrome] bits[8:0] contains a valid syndrome.				
17:0	ErrorInf	ormation. Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the				
	location o	location of the error. Decoding is available in Table 46 [MCA_SYND_DE Register].				

Error Type	Bits	Description
OcTag	[17:0]	Reserved.
OcDat	[17:0]	Reserved.
Ibq	[17:0]	Reserved.
UopQ	[17:0]	Reserved.
Idq	[17:0]	Reserved.
Faq	[17:0]	Reserved.
UcDat	[17:0]	Reserved.
UcSeq	[17:0]	Reserved.
OCBQ	[17:0]	Reserved.
HwAssertMca	[17:0]	Reserved.

MSRC001 0403 [DF Machine	e Check Control Mask Thread 0] (MCA::DE::MCA CTL MASK DE)	
MISICOUI V4VS IDE Macillio	CHECK CONTROL MASK THICAU OF HATCADEMICA CIE MASK DEI	/

WIGHT	5001_0400 [DE Matemite Check Control Mask Timeda 0] (MC/M.DEMC/I_GTE_MMC/I_DE)			
Read-v	Read-write. Reset: 0000_0000_0000_0000h.			
Inhibit	detection of an error source.			
_lthree0_	_core[7:0]_thread[1:0]_inst3; MSRC001_0403			
Bits	Description			
63:10	Reserved.			
9	<b>HwAssertMca</b> . Read-write. Reset: 0. Hardware Assertion MCA error.			
8	OCBQ. Read-write. Reset: 0. Micro-op buffer parity error.			
7	UcSeq. Read-write. Reset: 0. Patch RAM sequencer parity error.			
6	UcDat. Read-write. Reset: 0. Patch RAM data parity error.			
5	<b>Faq.</b> Read-write. Reset: 0. Fetch address FIFO parity error.			
4	Idq. Read-write. Reset: 0. Instruction dispatch queue parity error.			
3	UopQ. Read-write. Reset: 0. Micro-op Queue parity error.			
2	<b>Ibq</b> . Read-write. Reset: 0. IBB Register File parity error.			
1	1 <b>OcDat</b> . Read-write. Reset: 0. Micro-op cache Data Array parity error.			
0	OcTag. Read-write. Reset: 0. Micro-op cache Tag Array parity error.			

# 3.2.5.5 EX

# MSRC000\_2050 [EX Machine Check Control Thread 0] (MCA::EX::MCA\_CTL\_EX)

Read-write. Reset: 0000\_0000\_0000\_0000h.

0=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the corresponding error. The MCA::FX::MCA::CTL::FX register must be enabled by the corresponding enable bit in

corres	responding error. The MCA::EX::MCA_CTL_EX register must be enabled by the corresponding enable bit in			
Core::	Core::X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.			
_lthree0	_core[7:0]_thread[1:0]_inst5; MSRC000_2050			
Bits	S Description			
63:14	Reserved.			
13	<b>RETMAP</b> . Read-write. Reset: 0. Retire Map parity error.			
12	SPECMAP. Read-write. Reset: 0. Spec Map parity error.			
11	<b>HWA</b> . Read-write. Reset: 0. Hardware Assertion Error.			
10	<b>BBQ</b> . Read-write. Reset: 0. Branch Buffer Queue (BBQ) parity error.			
9	SQ. Read-write. Reset: 0. Scheduler Queue parity error.			
8	STATQ. Read-write. Reset: 0. Retire status queue parity error.			
7	<b>RETDISP</b> . Read-write. Reset: 0. Retire Dispatch Queue parity error.			
6	CHKPTQ. Read-write. Reset: 0. Checkpoint Queue (AKA Map_DispQ) parity error.			
5	PLDAL. Read-write. Reset: 0. EX payload parity error.			
4	PLDAG. Read-write. Reset: 0. Address generator payload parity error.			

3	IDRF. Read-write. Reset: 0. Immediate displacement register file parity error.	
2	<b>FRF</b> . Read-write. Reset: 0. Flag register file (FRF) parity error.	
1	PRF. Read-write. Reset: 0. Physical register file (PRF) parity error.	
0	<b>WDT</b> . Read-write. Reset: 0. Watchdog Timeout.	

MSR	C000_2051 [EX Machine Check Status Thread 0] (MCA::EX::MCA_STATUS_EX)						
Reset:	Reset: Cold,0000_0000_0000_0000h.						
Logs i	Logs information associated with errors.						
	_core[7:0]_thread[1:0]_inst5; MSRC000_2051						
Bits	Description						
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has						
	been read.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not						
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check						
	Errors].						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
61	<b>UC</b> . Reset: Cold,0. 1=The error was not corrected by hardware.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in						
	MCA::EX::MCA_CTL_EX. This bit is a copy of bit in MCA::EX::MCA_CTL_EX for this error.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::EX::MCA_MISCO_EX. In certain modes, MISC registers						
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV						
	== 1 and the MISC register to be read as all zeros.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::EX::MCA_ADDR_EX contains address information associated with the error.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of						
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be						
	reinitialized.						
F.C.	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
55	<b>TCC.</b> Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been						
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only meaningful when MCA::EX::MCA_STATUS_EX[PCC] == 0.						
Γ.4	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.						
F 2	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::EX::MCA_SYND_EX. If MCA::EX::MCA_SYND_EX[ErrorPriority] is the same as the priority of the error in						
	MCA::EX::MCA_STATUS_EX, then the information in MCA::EX::MCA_SYND_EX is associated with the						
	error in MCA::EX::MCA_STATUS_EX.						
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
52	Reserved.						
51:47	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.						
01117	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.						
46	<b>CECC</b> . Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC						
	algorithm. UC indicates whether the error was actually corrected by the processor.						

	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data
	error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42:41	RESERV41. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	<b>Scrub</b> . Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
39:38	RESERV38. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is
	associated with the error. Otherwise this field is Reserved.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
29:24	<b>AddrLsb</b> . Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::EX::MCA_ADDR_EX[ErrorAddr]. A value of 0 indicates that MCA::EX::MCA_ADDR_EX[55:0]
	contains a valid byte address. A value of 6 indicates that MCA::EX::MCA_ADDR_EX[55:6] contains a valid
	cache line address and that MCA::EX::MCA_ADDR_EX[5:0] are not part of the address and should be ignored
	by error handling software. A value of 12 indicates that MCA::EX::MCA_ADDR_EX[55:12] contain a valid 4-
	KB memory page and that MCA::EX::MCA_ADDR_EX[11:0] should be ignored by error handling software.
22.22	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
23:22	RESERV22. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
D4 46	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>Error Code Ext.</b> Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::EX::MCA_CTL_EX enables error reporting for the
	logged error.  AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15.0	
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 47: MCA\_STATUS\_EX

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						
WDT	0x0	1	1	1	0	0	1
PRF	0x1	1	1	1	0	0	0
FRF	0x2	1	1	1	0	0	0
IDRF	0x3	1	1	1	0	0	0
PLDAG	0x4	1	1	1	0	0	0
PLDAL	0x5	1	1	1	0	0	0
CHKPTQ	0x6	1	1	1	0	0	0
RETDISP	0x7	1	1	1	0	0	0

STATQ	0x8	1	1	1	0	0	0
SQ	0x9	1	1	1	0	0	0
BBQ	0xA	1	1	1	0	0	0
HWA	0xB	1	1	1	0	0	0
SPECMAP	0xC	1	1	1	0	0	0
RETMAP	0xD	1	1	1	0	0	0

## MSRC000\_2052 [EX Machine Check Address Thread 0] (MCA::EX::MCA\_ADDR\_EX)

Reset: Cold,0000 0000 0000 0000h.

MCA::EX::MCA\_ADDR\_EX stores an address and other information associated with the error in

MCA::EX::MCA STATUS EX. The register is only meaningful if MCA::EX::MCA STATUS EX[Val] == 1 and

 $MCA::EX::MCA\_STATUS\_EX[AddrV] == 1.$ 

lthree0\_core[7:0]\_thread[1:0]\_inst5; MSRC000\_2052

Bits	Description

63:57 Reserved.

ErrorAddr. Read-write, Volatile. Reset: Cold,000\_0000\_0000h. Unless otherwise specified by an error, contains the address associated with the error logged in MCA::EX::MCA\_STATUS\_EX. For physical addresses, the most significant bit is given by Core::X86::Cpuid::LongModeInfo[PhysAddrSize].

### Table 48: MCA ADDR EX

Error Type	Bits	Description
WDT	[56:0]	Instruction Pointer (RIP).
PRF	[56:0]	Reserved.
FRF	[56:0]	Reserved.
IDRF	[56:0]	Reserved.
PLDAG	[56:0]	Reserved.
PLDAL	[56:0]	Reserved.
CHKPTQ	[56:0]	Reserved.
RETDISP	[56:0]	Reserved.
STATQ	[56:0]	Reserved.
SQ	[56:0]	Reserved.
BBQ	[56:0]	Reserved.
HWA	[56:0]	Reserved.
SPECMAP	[56:0]	Reserved.
RETMAP	[56:0]	Reserved.

## MSRC000 2053 [EX Machine Check Miscellaneous 0 Thread 0] (MCA::EX::MCA MISCO EX)

Log n	niscellaneous information associated with errors.
_lthree0	_core[7:0]_thread[1:0]_inst5; MSRC000_2053
Bits	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :

	Read-only	7.	
59:56	Reserved.		
55:52	APIC reg	t. Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the isters as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see 5::Apic::ExtendedInterruptLvtEntries).	
	AccessTy Read-only	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : //.	
51	CntEn. R	eset: 0. 1=Count thresholding errors.	
	AccessTy Read-only	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write : 7.	
50:49	·		
	AccessTy Read-only	pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :	
	ValidValu		
	Value	Description	
	0h	No Interrupt.	
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).	
	2h	SMI trigger event.	
	3h	Reserved.	
48		Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,	
	ErrCnt no generated	longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is .	
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :	
47.44	Read-only Reserved.		
43:32		Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is ed by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The	
		value, written by software, is (FFFh - the desired error count (the number of errors necessary in order	
		errupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.	
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::EX::MCA_MISC0_EX[Locked]) ? Read-write :	
	Read-only		
		lead-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.	
23:0	Reserved.		

MSRC000_2054 [EX Machine Check Configuration Thread 0] (MCA::EX::MCA_CONFIG_EX)			
Reset:	Reset: 0000_0002_0000_0021h.		
Contro	Controls configuration of the associated machine check bank.		
_lthree0_	lthree0_core[7:0]_thread[1:0]_inst5; MSRC000_2054		
Bits	Description		
63:39	Reserved.		
38:37	<b>DeferredIntType</b> . Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.		
	ValidValues:		
	Value Description		
	0h	No Interrupt.	
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]).	
	2h	SMI trigger event.	
	3h	Reserved.	
36:33	Reserved		
32	McaXEn	<b>able</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the	
	MCAX feature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and		

	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via		
	Core::X86::Msr::McaIntrCfg.		
31:6	Reserved.		
5	5 <b>DeferredIntTypeSupported</b> . Read-only. Reset: 1. 1=MCA::EX::MCA_CONFIG_EX[DeferredIntType] contr		
	the type of interrupt generated on a deferred error. Deferred errors are supported in this bank only if		
	MCA::EX::MCA_CONFIG_EX[DeferredErrorLoggingSupported] == 1.		
4:3	Reserved.		
2	2 <b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and		
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and		
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.		
1	Reserved.		
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional		
	MISC registers (MISC1-MISC4) are supported. MCA::EX::MCA_MISC0_EX[BlkPtr] indicates the presence of		
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is		
	specifiable by MCA bank. MCA::EX::MCA_STATUS_EX[TCC] is present.		

# MSRC000\_2055 [EX IP Identification Thread 0] (MCA::EX::MCA\_IPID\_EX)

Reset: 0005_00B0_0000_0000h.
The MCA::EX::MCA_IPID_EX register is used by software to determine what IP type and revision is associated with
the MCA bank.
hthree0 core[7:0] thread[1:0] inst5: MSRC000 2055

	_core[7.0]_tinead[1.0]_inst3, wi5kCo00_2033
D'.	D '

Bits	Description		
63:48	<b>McaType</b> . Read-only. Reset: 0005h. The McaType of the MCA bank within this IP.		
47:44	<b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per		
	instance of this register.		
43:32	<b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.		
31:0	<b>InstanceIdLo</b> . Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per		
	instance of this register		

# MSRC000\_2056 [EX Machine Check Syndrome Thread 0] (MCA::EX::MCA\_SYND\_EX)

Reset: Cold,0000_0000_0000_0000h.		
ogs physical location information associated with error in MCA::EX::MCA_STATUS_EX thread[0].		
_core[7:0]_thread[1:0]_inst5; MSRC000_2056		
Description		
Reserved.		
<b>Syndrome</b> . Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in		
MCA::EX::MCA_STATUS_EX. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a		
length specified by MCA::EX::MCA_SYND_EX[Length]. The Syndrome field is only valid when		
MCA::EX::MCA_SYND_EX[Length] is not 0.		
Reserved.		
4 ErrorPriority. Read-write. Reset: Cold,0h. Encodes the priority of the error logged in		
MCA::EX::MCA_SYND_EX.		
ValidValues:		
Value Description		
,		

vand values:		
Value	Description	
0h	No error.	
1h	Reserved.	
2h	Corrected error.	
3h	Deferred error.	
4h	Uncorrected error.	
5h	Fatal error.	
7h-6h	Reserved.	

23:18	<b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in	
	MCA::EX::MCA_SYND_EX[Syndrome]. A value of 0 indicates that there is no valid syndrome in	
	MCA::EX::MCA_SYND_EX. For example, a syndrome length of 9 means that	
	MCA::EX::MCA_SYND_EX[Syndrome] bits[8:0] contains a valid syndrome.	
17:0	<b>ErrorInformation</b> . Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the	
	location of the error. Decoding is available in Table 49 [MCA_SYND_EX Register].	

# Table 49: MCA\_SYND\_EX Register

Error Type	Bits	Description
WDT	[17:0]	Reserved.
PRF	[17:0]	Reserved.
FRF	[17:0]	Reserved.
IDRF	[17:0]	Reserved.
PLDAG	[17:0]	Reserved.
PLDAL	[17:0]	Reserved.
CHKPTQ	[17:0]	Reserved.
RETDISP	[17:0]	Reserved.
STATQ	[17:0]	Reserved.
SQ	[17:0]	Reserved.
BBQ	[17:0]	Reserved.
HWA	[17:0]	Reserved.
SPECMAP	[17:0]	Reserved.
RETMAP	[17:0]	Reserved.

# MSRC001\_0405 [EX Machine Check Control Mask Thread 0] (MCA::EX::MCA\_CTL\_MASK\_EX)

Read-write. Reset: 0000_0000_0000_0000h.		
Inhibit detection of an error source.		
_lthree0_	_core[7:0]_thread[1:0]_inst5; MSRC001_0405	
Bits	Description	
63:14	Reserved.	
13	<b>RETMAP</b> . Read-write. Reset: 0. Retire Map parity error.	
12	<b>SPECMAP</b> . Read-write. Reset: 0. Spec Map parity error.	
11	<b>HWA</b> . Read-write. Reset: 0. Hardware Assertion Error.	
10	<b>BBQ</b> . Read-write. Reset: 0. Branch Buffer Queue (BBQ) parity error.	
9	<b>SQ</b> . Read-write. Reset: 0. Scheduler Queue parity error.	
8	<b>STATQ</b> . Read-write. Reset: 0. Retire status queue parity error.	
7	<b>RETDISP</b> . Read-write. Reset: 0. Retire Dispatch Queue parity error.	
6	CHKPTQ. Read-write. Reset: 0. Checkpoint Queue (AKA Map_DispQ) parity error.	
5	PLDAL. Read-write. Reset: 0. EX payload parity error.	
4	<b>PLDAG</b> . Read-write. Reset: 0. Address generator payload parity error.	
3	<b>IDRF</b> . Read-write. Reset: 0. Immediate displacement register file parity error.	
2	<b>FRF</b> . Read-write. Reset: 0. Flag register file (FRF) parity error.	
1	<b>PRF</b> . Read-write. Reset: 0. Physical register file (PRF) parity error.	
0	WDT. Read-write. Reset: 0. Watchdog Timeout.	

# 3.2.5.6 FP

# MSRC000\_2060 [FP Machine Check Control Thread 0] (MCA::FP::MCA\_CTL\_FP)

1

Read-write. Reset: 0000_0000_0000_0000h.			
	)=Disables error reporting for the corresponding error. 1=Enables error reporting via machine check exception for the		
corres	orresponding error. The MCA::FP::MCA_CTL_FP register must be enabled by the corresponding enable bit in		
Core::	X86::Msr::MCG_CTL. Does not affect error detection, correction, or logging.		
_lthree0_	_core[7:0]_thread[1:0]_inst6; MSRC000_2060		
Bits	Description		
63:7	Reserved.		
6	<b>HWA</b> . Read-write. Reset: 0. Hardware assertion.		
5	<b>SRF</b> . Read-write. Reset: 0. Status register file (SRF) parity error.		
4	<b>RQ</b> . Read-write. Reset: 0. Retire queue (RQ) parity error.		
3	NSQ. Read-write. Reset: 0. NSQ parity error.		

**SCH**. Read-write. Reset: 0. Schedule queue parity error. **FL**. Read-write. Reset: 0. Freelist (FL) parity error.

**PRF**. Read-write. Reset: 0. Physical register file (PRF) parity error.

MSR	C000_2061 [FP Machine Check Status Thread 0] (MCA::FP::MCA_STATUS_FP)
Reset:	Cold,0000_0000_00000_0000h.
	information associated with errors.
	_core[7:0]_thread[1:0]_inst6; MSRC000_2061
Bits	Description
63	<b>Val</b> . Reset: Cold,0. 1=A valid error has been detected. This bit should be cleared by software after the register has
	been read.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
62	<b>Overflow</b> . Reset: Cold,0. 1=An error was detected while the valid bit (Val) was set; at least one error was not
	logged. Overflow is set independently of whether the existing error is overwritten. See 3.1.3 [Machine Check
	Errors].
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
61	UC. Reset: Cold,0. 1=The error was not corrected by hardware.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
60	<b>En</b> . Reset: Cold,0. 1=MCA error reporting is enabled for this error, as indicated by the corresponding bit in
	MCA::FP::MCA_CTL_FP. This bit is a copy of bit in MCA::FP::MCA_CTL_FP for this error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
59	<b>MiscV</b> . Reset: Cold,0. 1=Valid thresholding in MCA::FP::MCA_MISC0_FP. In certain modes, MISC registers
	are owned by platform firmware and will RAZ when read by non-SMM code. Therefore, it is possible for MiscV
	== 1 and the MISC register to be read as all zeros.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
58	<b>AddrV</b> . Reset: Cold,0. 1=MCA::FP::MCA_ADDR_FP contains address information associated with the error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn]? Read-write: Read,Write-0-only,Error-on-write-1.
57	<b>PCC</b> . Reset: Cold,0. 1=Hardware context held by the processor may have been corrupted. Continued operation of
	the system may have unpredictable results. The error is not recoverable or survivable, and the system should be
	reinitialized.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
56	ErrCoreIdVal. Reset: Cold,0. 1=The ErrCoreId field is valid.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
55	<b>TCC</b> . Reset: Cold,0. 1=Hardware context of the process thread to which the error was reported may have been
	corrupted. Continued operation of the thread may have unpredictable results. The thread must be terminated. Only
	meaningful when MCA::FP::MCA_STATUS_FP[PCC] == 0.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
54	RESERV54. Reset: Cold,0. MCA_STATUS Register Reserved bit.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

53	<b>SyndV</b> . Reset: Cold,0. 1=This error logged information in MCA::FP::MCA_SYND_FP. If
	MCA::FP::MCA_SYND_FP[ErrorPriority] is the same as the priority of the error in
	MCA::FP::MCA_STATUS_FP, then the information in MCA::FP::MCA_SYND_FP is associated with the error
	in MCA::FP::MCA_STATUS_FP.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
52	Reserved.
51:47	RESERV47. Reset: Cold,00h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
46	<b>CECC.</b> Reset: Cold,0. 1=The error was a correctable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
45	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
45	<b>UECC</b> . Reset: Cold,0. 1=The error was an uncorrectable ECC error according to the restrictions of the ECC
	algorithm. UC indicates whether the error was actually corrected by the processor.
4.4	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
44	<b>Deferred</b> . Reset: Cold,0. 1=A deferred error was created. A deferred error is the result of an uncorrectable data error which did not immediately cause a processor exception; an exception is deferred until the erroneous data is
	consumed.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
43	<b>Poison</b> . Reset: Cold,0. 1=The error was the result of attempting to consume poisoned data.
45	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
42.41	<b>RESERV41</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
72,71	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
40	Scrub. Reset: Cold,0. 1=The error was the result of a scrub operation.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
39:38	<b>RESERV38</b> . Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
37:32	<b>ErrCoreId</b> . Reset: Cold,00h. When ErrCoreIdVal == 1, this field indicates which core within the processor is
	associated with the error. Otherwise this field is Reserved.
-	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
31:30	RESERV30. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
29:24	<b>AddrLsb.</b> Reset: Cold,00h. Specifies the least significant valid bit of the address contained in
	MCA::FP::MCA_ADDR_FP[ErrorAddr]. A value of 0 indicates that MCA::FP::MCA_ADDR_FP[54:0] contains
	a valid byte address. A value of 6 indicates that MCA::FP::MCA_ADDR_FP[54:6] contains a valid cache line
	address and that MCA::FP::MCA_ADDR_FP[5:0] are not part of the address and should be ignored by error
	handling software. A value of 12 indicates that MCA::FP::MCA_ADDR_FP[54:12] contain a valid 4-KB memory
	page and that MCA::FP::MCA_ADDR_FP[11:0] should be ignored by error handling software.
22.22	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
23:22	RESERV22. Reset: Cold,0h. MCA_STATUS Register Reserved bits.
21.16	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
21:16	<b>ErrorCodeExt</b> . Reset: Cold,00h. Extended Error Code. This field is used to identify the error type for root cause
	analysis. This field indicates which bit position in MCA::FP::MCA_CTL_FP enables error reporting for the logged error.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.
15:0	<b>ErrorCode</b> . Reset: Cold,0000h. Error code for this error. See 3.1.3.3 [Error Codes] for details on decoding this
13.0	field.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read,Write-0-only,Error-on-write-1.

Table 50: MCA\_STATUS\_FP

Error Type	ErrorCode	UC	PCC	TCC	Deferred	Poison	AddrV
	Ext						
PRF	0x0	1	1	1	0	0	0
FL	0x1	1	1	1	0	0	0
SCH	0x2	1	1	1	0	0	0
NSQ	0x3	1	1	1	0	0	0
RQ	0x4	1	1	1	0	0	0
SRF	0x5	1	1	1	0	0	0
HWA	0x6	1	1	1	0	0	0

# MSRC000\_2062 [FP Machine Check Address Thread 0] (MCA::FP::MCA\_ADDR\_FP)

Read-only. Reset: Cold,0000\_0000\_0000\_0000h.

MCA::FP::MCA ADDR FP stores an address and other information associated with the error in

MCA::FP::MCA\_STATUS\_FP. The register is only meaningful if MCA::FP::MCA\_STATUS\_FP[Val] == 1 and

 $MCA::FP::MCA\_STATUS\_FP[AddrV] == 1.$ 

lthree0\_core[7:0]\_thread[1:0]\_inst6; MSRC000\_2062

# Bits Description

**ErrorAddr**. Read-only. Reset: Cold,0000\_0000\_0000h. Contains the address, if any, associated with the error logged in MCA::FP::MCA\_STATUS\_FP.

# *Table 51: MCA\_ADDR\_FP*

Error Type	Bits	Description
PRF	[55:0]	Reserved.
FL	[55:0]	Reserved.
SCH	[55:0]	Reserved.
NSQ	[55:0]	Reserved.
RQ	[55:0]	Reserved.
SRF	[55:0]	Reserved.
HWA	[55:0]	Reserved.

# MSRC000 2063 [FP Machine Check Miscellaneous 0 Thread 0] (MCA::FP::MCA MISC0 FP)

MSR	C000_2063 [FP Machine Check Miscellaneous 0 Thread 0] (MCA::FP::MCA_MISC0_FP)
Log m	iscellaneous information associated with errors.
_lthree0_	_core[7:0]_thread[1:0]_inst6; MSRC000_2063
Bits	Description
63	<b>Valid</b> . Reset: 1. 1=A valid CntP field is present in this register.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
62	<b>CntP</b> . Reset: 1. 1=A valid threshold counter is present.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
61	<b>Locked</b> . Reset: 0. 1=Writes to this register are ignored. This bit is set by BIOS to indicate that this register is not
	available for OS use. BIOS should set this bit if ThresholdIntType is set to SMI.
	AccessType: Core::X86::Msr::HWCR[McStatusWrEn] ? Read-write : Read-only.
60	<b>IntP</b> . Reset: 1. 1=ThresholdIntType can be used to generate interrupts. 0=ThresholdIntType and interrupt
	generation are not supported.
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :
	Read-only.
59:56	Reserved.
55:52	<b>LvtOffset</b> . Reset: 0h. One per die. For error thresholding interrupts, specifies the address of the LVT entry in the
	APIC registers as follows: LVT address = (LvtOffset shifted left 4 bits) + 500h (see
	Core::X86::Apic::ExtendedInterruptLvtEntries).
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :

	Read-only	y.						
51	CntEn. R	CntEn. Reset: 0. 1=Count thresholding errors.						
	AccessTy	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :						
	Read-only	, <u> </u>						
50:49		<b>dIntType</b> . Reset: Cold,0h. Specifies the type of interrupt signaled when Ovrflw is set and IntP == 1.						
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :						
	Read-only							
	ValidValu							
	Value	Description						
	0h	No Interrupt.						
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[ThresholdLvtOffset]).						
	2h	SMI trigger event.						
	3h	Reserved.						
48	Ovrflw. I	Reset: Cold,0. Set by hardware when ErrCnt transitions from FFEh to FFFh. When this field is set,						
		ErrCnt no longer increments. When this bit is set, the interrupt selected by the ThresholdIntType field is						
	generated.							
	AccessType: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :							
	Read-only							
	Reserved	·						
43:32		Reset: Cold,000h. This is written by software to set the starting value of the error counter. This is						
		ted by hardware when errors are logged. When this counter overflows, it stays at FFFh (no rollover). The						
	threshold value, written by software, is (FFFh - the desired error count (the number of errors necessary in order							
	for an interrupt to be taken)); the desired error count of 0 (a Write value of FFFh) is not supported.							
		pe: (Core::X86::Msr::HWCR[McStatusWrEn]   !MCA::FP::MCA_MISC0_FP[Locked]) ? Read-write :						
	Read-only	,						
		Read-write. Reset: 00h. 00h=Extended MISC MSR block is not valid. 01h=Extended MSR block is valid.						
23:0	Reserved							

# MSRC000\_2064 [FP Machine Check Configuration Thread 0] (MCA::FP::MCA\_CONFIG\_FP)

14101(	2000_200	FIT Machine Check Comiguration Thread of (MCAFTMCA_CONTIG_FT)			
Reset:	0000_000	2_0000_0021h.			
Contro	ols configu	ration of the associated machine check bank.			
_lthree0_	_core[7:0]_thr	ead[1:0]_inst6; MSRC000_2064			
Bits	Descripti	on			
63:39	Reserved				
38:37	Deferred	IntType. Read-write. Reset: 0h. Specifies the type of interrupt signaled when a deferred error is logged.			
	ValidValı	ies:			
	Value	Description			
	0h	No Interrupt.			
	1h	APIC based interrupt (see Core::X86::Msr::McaIntrCfg[DeferredLvtOffset]).			
	2h	SMI trigger event.			
	3h	Reserved.			
36:33	Reserved				
32	McaXEn	<b>able</b> . Read-write. Reset: 0. Init: BIOS,1. Check: 1. 1=Software has acknowledged support for the			
	MCAX fe	eature set. 0=Software has not acknowledged support for the MCAX feature set. All uncorrected and			
	fatal errors will cause an ErrorEvent packet to be generated. Deferred error interrupts are configured via				
	Core::X8	6::Msr::McaIntrCfg.			
31:6	Reserved				
5	Deferred	IntTypeSupported. Read-only. Reset: 1. 1=MCA::FP::MCA_CONFIG_FP[DeferredIntType] controls			
	the type o	f interrupt generated on a deferred error. Deferred errors are supported in this bank only if			
	MCA::FP	::MCA_CONFIG_FP[DeferredErrorLoggingSupported] == 1.			

4:3	Reserved.
2	<b>DeferredErrorLoggingSupported</b> . Read-only. Reset: 0. 1=Deferred errors are supported in this MCA bank, and
	the LogDeferredInMcaStat field in this register controls the logging behavior of these errors. MCA_DESTAT and
	MCA_DEADDR are supported in this MCA bank. 0=Deferred errors are not supported in this bank.
1	Reserved.
0	<b>McaX</b> . Read-only. Reset: 1. 1=This bank provides Machine Check Architecture Extensions. Up to 4 additional
	MISC registers (MISC1-MISC4) are supported. MCA::FP::MCA_MISC0_FP[BlkPtr] indicates the presence of
	the additional MISC registers, but is not used to determine their MSR numbers. Deferred error interrupt type is
	specifiable by MCA bank. MCA::FP::MCA_STATUS_FP[TCC] is present.

# MSRC000\_2065 [FP IP Identification Thread 0] (MCA::FP::MCA\_IPID\_FP)

Reset: 0006_00B0_0000_0000h.	
The MCA::FP::MCA_IPID_FP register is used by software to determine what IP type and revision is associated with	the
MCA bank.	
lthree0_core[7:0]_thread[1:0]_inst6; MSRC000_2065	
Bits Description	
3:48 <b>McaType</b> . Read-only. Reset: 0006h. The McaType of the MCA bank within this IP.	
7:44 <b>InstanceIdHi</b> . Read-write. Reset: 0h. The HI value instance ID of this IP. This is initialized to a unique ID per	
instance of this register.	
3:32 <b>HardwareID</b> . Read-only. Reset: 0B0h. The Hardware ID of the IP associated with this MCA bank.	
InstanceIdLo. Read-write. Reset: 0000_0000h. The instance ID of this IP. This is initialized to a unique ID per	ſ
instance of this register.	

MSRC	0000_2066	6 [FP Machine Check Syndrome Thread 0] (MCA::FP::MCA_SYND_FP)					
Reset:	Cold,0000	0_0000_0000_0000h.					
Logs p	Logs physical location information associated with error in MCA::FP::MCA_STATUS_FP thread[0].						
		ead[1:0]_inst6; MSRC000_2066					
	Descripti						
63:33	Reserved.						
32		e. Read-write, Volatile. Reset: Cold, 0. Contains the syndrome, if any, associated with the error logged in					
		::MCA_STATUS_FP. The low-order bit of the syndrome is stored in bit[0], and the syndrome has a					
		ecified by MCA::FP::MCA_SYND_FP[Length]. The Syndrome field is only valid when					
		::MCA_SYND_FP[Length] is not 0.					
	Reserved.						
26:24		ority. Read-write. Reset: Cold,0h. Encodes the priority of the error logged in					
		::MCA_SYND_FP.					
	ValidValues:						
	Value	Value Description					
	0h	No error.					
	1h	Reserved.					
	2h Corrected error.						
	3h Deferred error.						
	4h	Uncorrected error.					
	5h	Fatal error.					
	7h-6h	Reserved.					
23:18	18 <b>Length</b> . Read-write, Volatile. Reset: Cold, 00h. Specifies the length in bits of the syndrome contained in						
	MCA::FP::MCA_SYND_FP[Syndrome]. A value of 0 indicates that there is no valid syndrome in						
	MCA::FP::MCA_SYND_FP. For example, a syndrome length of 9 means that						
	MCA::FP	::MCA_SYND_FP[Syndrome] bits[8:0] contains a valid syndrome.					
17:0	ErrorInf	ormation. Read-write, Volatile. Reset: Cold, 0_0000h. Contains error-specific information about the					
	location o	of the error. Decoding is available in Table 52 [MCA_SYND_FP Register].					

Table 52: MCA\_SYND\_FP Register

Error Type	Bits	Description
PRF	[17:0]	Reserved.
FL	[17:0]	Reserved.
SCH	[17:0]	Reserved.
NSQ	[17:0]	Reserved.
RQ	[17:0]	Reserved.
SRF	[17:0]	Reserved.
HWA	[17:0]	Reserved.

# MSRC001\_0406 [FP Machine Check Control Mask Thread 0] (MCA::FP::MCA\_CTL\_MASK\_FP)

	= t = 1,		
Read-v	write. Reset: 0000_0000_0000_0000h.		
Inhibit	Inhibit detection of an error source.		
_lthree0_	_core[7:0]_thread[1:0]_inst6; MSRC001_0406		
Bits	Description		
63:7	Reserved.		
6	<b>HWA</b> . Read-write. Reset: 0. Hardware assertion.		
5	<b>SRF</b> . Read-write. Reset: 0. Status register file (SRF) parity error.		
4	<b>RQ</b> . Read-write. Reset: 0. Retire queue (RQ) parity error.		
3	NSQ. Read-write. Reset: 0. NSQ parity error.		
2	SCH. Read-write. Reset: 0. Schedule queue parity error.		
1	<b>FL</b> . Read-write. Reset: 0. Freelist (FL) parity error.		
0	<b>PRF</b> . Read-write. Reset: 0. Physical register file (PRF) parity error.		

## 4 System Management Unit (SMU)

# 4.1 SMU Registers

The system management unit (SMU) is a subcomponent of the processor that is responsible for a variety of system and power management tasks during boot and runtime.

# 4.2 Thermal (THM)

The thermal block contains all the features related to temperature sensing, control, and reporting. It includes:

- Temperature collection and calculation logic.
- Fan speed control for off-chip fans.
- Temperature reporting through the APML interface.

# 4.2.1 Registers

GPUF	GPUF0REGx59800 (SMU::THM::THM_TCON_CUR_TMP)		
Read-v	Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOSTGPU; GPUF0REGx59800; GPUF0REG=0000_0000h		
Bits	Description		
31:21	CUR_TEMP. Read-write. Reset: 000h. Provides current control temperature.		
20	Reserved.		
19	<b>CUR_TEMP_RANGE_SEL</b> . Read-write. Reset: 0. 0=Report on 0C to 225C scale range. 1=Report on -49C to		
	206C scale range.		
18:0	Reserved.		

<b>GPUF</b>	GPUF0REGx59954 (SMU::THM::THM_DIE1_TEMP)	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	asHOSTGPU; GPUF0REGx59954; GPUF0REG=0000_0000h	
Bits	Description Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

<b>GPUF</b>	PUF0REGx59958 (SMU::THM::THM_DIE2_TEMP)	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	asHOSTGPU; GPUF0REGx59958; GPUF0REG=0000_0000h	
Bits	Description	
31:12	Reserved.	
11	VALID. Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

	<b>GPUF</b>	GPUF0REGx5995C (SMU::THM::THM_DIE3_TEMP)	
ĺ	Read-write. Reset: 0000_0000h.		
	_aliasHC	aliasHOSTGPU; GPUF0REGx5995C; GPUF0REG=0000_0000h	
	Bits	Bits Description	
	31:12	Reserved.	
	11	VALID. Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	

10:0 **TEMP**. Read-write. Reset: 000h. Calculated temperature.

# GPUF0REGx59960 (SMU::THM::THM\_DIE4\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx59960; GPUF0REG=0000_0000h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

# GPUF0REGx59964 (SMU::THM::THM\_DIE5\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx59964; GPUF0REG=0000_0000h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

# GPUF0REGx59968 (SMU::THM::THM\_DIE6\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx59968; GPUF0REG=0000_0000h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

# GPUF0REGx5996C (SMU::THM::THM\_DIE7\_TEMP)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx5996C; GPUF0REG=0000_0000h	
Bits	Bits Description	
31:12	Reserved.	
11	VALID. Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

# GPUF0REGx59970 (SMU::THM::THM\_DIE8\_TEMP)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx59970; GPUF0REG=0000_0000h	
Bits	Description	
31:12	Reserved.	
11	<b>VALID</b> . Read-write. Reset: 0. VALID bit from TMON on measurement read, for debugging.	
10:0	<b>TEMP</b> . Read-write. Reset: 000h. Calculated temperature.	

# GPUF0REGx59B14 (SMU::THM::SMUSBI\_ERRATA\_STAT\_REG)

Read-	Read-only. Reset: 0000_0000h.	
_aliasHC	_aliasHOSTGPU; GPUF0REGx59B14; GPUF0REG=0000_0000h	
Bits	Description	
31:0	ERRATA_STAT_REG. Read-only. Reset: 0000_0000h. Errata status.	

## 5 Advanced Platform Management Link (APML)

#### 5.1 Overview

The Advanced Platform Management Link (APML) is a SMBus v2.0 compatible 2-wire processor slave interface. APML is also referred as the sideband interface (SBI).

APML is used to communicate with the Remote Management Interface (see SBI Remote Management Interface (SB-RMI) and SBI Temperature Sensor Interface (SB-TSI). For related specifications, see 1.2 [Reference Documents].

### **5.1.1** Definitions

*Table 53: APML Definitions* 

Term	Description
ARA	Alert response address.
ARP	Address Resolution Protocol
EC	Embedded Controller.
KBC	Keyboard Controller.
Master or SMBus	The device that initiates and terminates all communication and drives the clock, SCL.
Master	
PEC	Packet error code.
POR	Power on reset.
RTS	Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.
SB-RMI	Remote Management interface.
Slave or SMBus slave	The slave cannot initiate SMBus communication and cannot drive the clock but can drive the
	data signal SDA and the alert signal ALERT_L.
<b>TSI</b> Temperature sensor interface.	

## 5.2 SBI Bus Characteristics

The SBI largely follows SMBus v2.0. This section describes the exceptions.

# 5.2.1 SMBus Protocol Support

The SBI follows SMBus protocol except:

- The processor does not implement SMBus master functionality.
- The SBI implements the Send Byte/Receive Byte, Read Byte/Write Byte. Block Read/Block Write and
- Block Write-Block Read Process Call SMBus protocols. The Send Byte/Receive Byte SMBus protocol is only supported by SB-TSI.
- Packet error checking (PEC) is not supported by SB-TSI.
- Address Resolution Protocol (ARP) is not implemented.
- Cumulative clock extensions are not enforced.

### 5.2.2 I2C Support

The processor supports higher I2C-defined speeds as specified in the Physical Layer Characteristics section. The

processor supports the I2C master code transmission in order to reach the high-speed bus mode. Multiple SBI commands may be sent within a single high-speed mode session. Ten-bit addressing is not supported.

### 5.3 SBI Processor Information

#### 5.3.1 SBI Processor Pins

Up to six processor pins are used for SBI support: two for data transfer, three for address determination and one for an interrupt output. Of the three address pins, one bit is socket\_id used to determine which package is addressed. These pins do not have changeable pinstrap. The Serial Interface Clock (SIC) and Serial Interface Data (SID) pins function as the SMBus clock and data pins respectively. The SMBus alert pin (ALERT\_L) is used to signal interrupts to the SMBus master.

### **5.3.1.1** Physical Layer Characteristics

The SIC and SID pins differ from the SMBus specification with regard to voltage. System board voltage translators are necessary to convert the SIC and SID pin voltage levels to that of the SMBus specification. SBI supports frequencies of 100 KHz, 400 KHz over SIC.

#### **5.3.2** Processor States

SBI responds to SMBus traffic except when PWROK is de-asserted (and for a brief period after it is de-asserted). Access to internal processor state using SB-RMI is not supported under the following conditions:

- During cold and warm resets.
- During the APIC spin loop.

### 5.4 SBI Protocols

#### 5.4.1 SBI Modified Block Write-Block Read Process Call

SBI uses a modified SMBus PEC-optional Block Write-Block Read Process Call protocol. The change from the SMBus protocol is support for an optional intermediate PEC byte and ACK after the ACK for Data Byte M. This PEC byte covers the data starting with the Slave Address through Data Byte M and is controlled by SBRMI::Control[PECEn]. This is the only modification to the standard SMBus PEC-optional Block Write-Block Read Process Call as defined by the SMBus Specification. The PEC byte after Data Byte N covers all previous bytes excluding the first PEC byte. Figure below shows the transmission protocol. Each byte in the protocol is sent with the most significant bit first (bit[7]). The master may reset the bus by holding the clock low for 25ms as specified by the SMBus Specification.




Figure 25: SBI Transmission Protocol

## 5.4.2 SBI Remote Management Interface (SB-RMI)

SB-RMI provides an interface for an external SMBus master that can be used to perform tasks such as monitoring the processor MCA registers, processor CPUID registers etc. SB-RMI supports signaling Alert\_L when a MCE is received by any thread or when software sets SBRMI::Status[SwAlertSts]. Each package has an independent SMBUS slave port. See 5.5.1 [SBI SMBus Address].

Each package is required to contain the same number of logical threads. The SMBUS slave port attached to each package may access only the logical threads within the package. Core::X86::Cpuid::SizeId identifies the number of logical threads available in a package.

#### 5.4.2.1 SB-RMI Processor State Access

The SB-RMI Functions table describes the functions for accessing processor state. See the Processor Programming Reference of the processor family for additional information about the processor registers. MSR not listed in below table is not accessible, will get "Unsupported Command" status.

Table 54: SB-RMI Functions

Function	Description	Thread Specific
CPUID	Access to CPUID registers. General purpose registers are not altered unlike a	Y

	processor CPUID instruction. Use Read CPUID Command Protocol where CPUID Function is placed into	
	WrData[7:4] and register is placed in WrData[8].  Access is Read-only.	
MCA	Register read command using the register address to access	Y
Registers	Core::X86::Msr::MCG_CAP determines the number of MCA banks. See 3.1.2.2.1 [Legacy MCA Registers] and 3.1.2.2.3 [MCAX Registers] for the	1
	MCA registers within this range. Use Read Processor Register Command Protocol where MSR address is placed into WrData[7:4]. See 3.1.2.2.4 [MCAX MSRs] for MCA related MSR address.	
	Access is Read-only.	
DRAM Throttle	Register read or write command to access the DRAM Controller Command Throttle Register.	N
	The thread number field is not used for this request. Writes are uniformly applied to all DRAM Controller Command Throttle Register Instances within a package. Reads return Dram Controller Command Throttle Register instance 0. Access is Read-write.	
Mailbox Service	Soft mailbox service request to firmware for power management purposes.  Past implementations allowed for mailbox operations to X86 software. No usage models for communication with x86 software exists and x86 software messaging is not supported.  Access is Read-write. See mailbox specific details.	N
Boot Status	Boot Status is placed in outbound message register SBRMI::MP0OutBndMsg. Access is Read-only.	N

# 5.4.2.1.1 SB-RMI Read Processor Register and Read CPUID Commands

SB-RMI read processor register and read CPUID commands are performed using the SBI Modified Block Write-Block Read Process Call. If an SMBus timeout occurs before the data is returned, a read data/status can be issued to read the data from the previous command. The previous command must be complete before a new command can be issued.

*Table 55: SB-RMI Read Processor Register Command Protocol* 

Byte	Byte Name	Value	Notes	
1	Slave Address	0111_XXX0b	Write Address.	
2	Command	73h	Read CPUID/Read Register Command Format.	
3	WrDataLen	07h	7 Bytes.	
4	WrData1	0Xh	Number of bytes to read from register. Valid values are 1 through 8.	
5	WrData2	86h	Read Register command.	
6	WrData3	XXXX_XXXXb	Bit[0] is Reserved. Bits[7:1] select the thread to address. 00h=Thread0 7Fh=Thread127.	
7	WrData4	XXh	Register Address[7:0] from the SB-RMI Functions table.	
8	WrData5	XXh	Register Address[15:8] from the SB-RMI Functions table.	
9	WrData6	XXh	Register Address[23:16] from the SB-RMI Functions table.	
10	WrData7	XXh	Register Address[31:24] from the SB-RMI Functions table.	
11	PEC	XXh	Optional PEC byte.	

12	Slave Address	0111_XXX1b	Read Address.
13	RdData1	0Xh	Number of bytes returned = WrData1+1.
14	Status	XXh	Status Code.
15	RdData1	XXh	Register Data[7:0].
16	RdData2	XXh	Register Data[15:8]. Optional.
17	RdData3	XXh	Register Data[23:16].
18	RdData4	XXh	Register Data[31:24]. Optional.
19	RdData5	XXh	Register Data[39:32]. Optional.
20	RdData6	XXh	Register Data[47:40]. Optional.
21	RdData7	XXh	Register Data[55:48]. Optional.
22	RdData8	XXh	Register Data[63:56]. Optional.
23	PEC	XXh	Optional PEC byte.

# Table 56: SB-RMI Read CPUID Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	73h	Read CPUID/Read Register Command Format.
3	WrDataLen	08h	8 Bytes.
4	WrData1	08h	Number of CPUID bytes to read.
5	WrData2	91h	Read CPUID command.
6	WrData3	XXXX_XXXXb	Bit[0]is Reserved.
			Bits[7:1]select the thread to address. 00h=Thread0
			7Fh=Thread127.
7	WrData4	XXh	CPUID Function[7:0].
8	WrData5	XXh	CPUID Function[15:8].
9	WrData6	XXh	CPUID Function[23:16].
10	WrData7	XXh	CPUID Function[31:24].
11	WrData8	ECX[3:0]_000Xb	ECX[3:0] is the initial ECX value for extended CPUID
			operations. Must be 0h for non-extended operations.
			X: 0b=Return ebx:eax; 1b=Return edx:ecx.
12	PEC	XXh	Optional PEC byte.
13	Slave Address	0111_XXX1b	Read Address.
14	RdDataLen	09h	Number of bytes returned.
15	Status	XXh	Status Code.
16	RdData1	XXh	eax or ecx bits[7:0].
17	RdData2	XXh	eax or ecx bits[15:8].
18	RdData3	XXh	eax or ecx bits[23:16].
19	RdData4	XXh	eax or ecx bits[31:24].
20	RdData5	XXh	ebx or edx bits[7:0].
21	RdData6	XXh	ebx or edx bits[15:8].
22	RdData7	XXh	ebx or edx bits[23:16].
23	RdData8	XXh	ebx or edx bits[31:24].
24	PEC	XXh	Optional PEC byte.

Table 57: SB-RMI Read Data/Status Command Protocol

Byte	Byte Name	Value	Notes

1	Slave Address	0111_XXX0b	Write Address.
2	Command	72h	Read CPUID/Read Register Command Format.
3	WrDataLen	01h	1 byte of Write data.
4	WrData1	0Xh	Number of bytes to read from register. Valid values are 1 through 8.
5	PEC	XXh	Optional PEC byte.
6	Slave Address	0111_XXX1b	Read Address.
7	RdDataLen	0Xh	Number of bytes returned = WrData1 + 1.
8	Status	XXh	Status Code.
9	RdData1	XXh	Register Data[7:0]. Optional.
10	RdData2	XXh	Register Data[15:8]. Optional.
11	RdData3	XXh	Register Data[23:16]. Optional.
12	RdData4	XXh	Register Data[31:24]. Optional.
13	RdData5	XXh	Register Data[39:32]. Optional.
14	RdData6	XXh	Register Data[47:40]. Optional.
15	RdData7	XXh	Register Data[55:48]. Optional.
16	RdData8	XXh	Register Data[63:56]. Optional.
17	PEC	XXh	Optional PEC byte.

# 5.4.2.1.2 SB-RMI Write Processor Register Command

Writing processor registers from SB-RMI uses two SBI Modified Block Write-Block Read Process Call commands. The first command loads the address of the register to be written into the processor. The register address loaded by this command is stored on a per-thread basis. The second command writes the data to the processor register using the stored register address. The read data/status command can be used to determine that the command completed if a SMBus timeout occurs. The previous command must be complete before a new command can be issued. WrData Address ranges beyond 32 bits are ignored.

Write Register/Load Address command is only used for DRAM throttle feature for address C001\_0079.

Table 58: SB-RMI Load Address Command Protocol

Byte	Byte Name	Value	Notes
1	Slave Address	0111_XXX0b	Write Address.
2	Command	71h	Write Register/Load Address Command Format.
3	WrDataLen	06h	6 bytes.
4	WrData1	81h	Load Address Command.
5	WrData2	XXXX_XXXXb	Bit[0] is Reserved.
			Bits[7:1] select the thread to address. 00h=Thread0
			7Fh=Thread127.
6	WrData3	XXh	Register Address[7:0] from SB-RMI Functions table.
7	WrData4	XXh	Register Address[15:8] from SB-RMI Functions table.
8	WrData5	XXh	Register Address[23:16] from SB-RMI Functions table.
9	WrData6	XXh	Register Address[31:24] from SB-RMI Functions table.
10	PEC	XXh	Optional PEC byte.
11	Slave Address	0111_XXX1b	Read Address.
12	RdDataLen	01h	Number of bytes returned.
13	Status	XXh	Status Code.
14	PEC	XXh	Optional PEC byte.

Table 59: SB-RMI Write Processor Register Command Protocol

Byte	Byte Name	Value	Notes	
1	Slave Address	0111_XXX0b	Write Address.	
2	Command	71h	Write Register/Load Address Command Format.	
3	WrDataLen	0Xh	Total number of WrData bytes sent by the master. The total number of bytes written to the register (WrDataLen - 2) must match the size of the register that is being written or undefined data will be written into the register.	
4	WrData1	87h	Write Register Command.	
5	WrData2	XXXX_XXXXb	Bit[0] is Reserved. Bits[7:1] select the thread to address. 00h=Thread0 7Fh=Thread127.	
6	WrData3	XXh	Register Data[7:0].	
7	WrData4	XXh	Register Data[15:8]. Optional.	
8	WrData5	XXh	Register Data[23:16]. Optional.	
9	WrData6	XXh	Register Data[31:24]. Optional.	
10	WrData7	XXh	Register Data[39:32]. Optional.	
11	WrData8	XXh	Register Data[47:40]. Optional.	
12	WrData9	XXh	Register Data[55:48]. Optional.	
13	WrData10	XXh	Register Data[63:56]. Optional.	
14	PEC	XXh	Optional PEC byte.	
7+WrD ataLen	Slave Address	0111_XXX1b	Read Address.	
8+WrD ataLen	RdDataLen	01h	Number of bytes returned.	
9+WrD ataLen	Status	XXh	Status Code.	
10+Wr DataLe n	PEC	XXh	Optional PEC byte.	

# **5.4.2.1.3 SB-RMI Protocol Status Codes**

The legal values for the Status byte of the SB-RMI processor state accesses are shown in the following table.

Table 60: SB-RMI Status Codes

Status Code	Name	Description
00h	Success	Command.
11h	Command Timeout	Command did not complete before an SMBus timeout occurred. This status code will never occur if (SBRMI_x01[TimeoutDis] == 1). MP has not sent the request to CPU/NB.
22h	Warm reset	A warm reset occurred during the transaction.
40h	Unknown Command	The value in Command Format field is not recognized.
	Format	
41h	Invalid Read Length	The value in RdDataLen is less than 1 or greater than 32.
42h	Excessive Data	The sum of the RdDataLen and WrDataLen is greater than 32 and
	Length	RdDataLen is greater than or equal to 1 and less than or equal to 32.
44h	Invalid thread	Invalid thread selected.
45h	Unsupported	Command not supported by the processor.

	Command	
81h	Command Aborted	The processor core targeted by the command could not start the command and was aborted by the processor.

# 5.4.2.2 SB-RMI Mailbox Service

SB-RMI supports soft mailbox service request to MP1 (power management firmware) through SBRMI inbound/outbound message registers. The message type is defined in the following table.

Table 61: SB-RMI Soft Mailbox Message

Command	Message	Description	Command Data In	Command Data Out
01h2Fh	Reserved	N/A	N/A	N/A
30h	WRITE_SUSTAIN ED_POWER_LIM IT	Set Sustained power limit for SOC package.	[31:0]=SPL in mW.	None
31h	WRITE_FAST_PP T_LIMIT	Set APU power limit for system power supply peak control.	[31:0]=fPPT in mW.	None
32h	WRITE_SLOW_P PT_LIMIT	Set APU power limit for system power supply thermal control.	[31:0]=sPPT in mW.	None
33h	WRITE_SLOW_P PT_TIME_CONST ANT	Set residency at fPPT.	[31:0]=sPPt Time Constant in seconds.	None
34h	WRITE_THERMC TL_LIMIT	Set the thermal throttling limit.	[31:0]=Therm limit in degree Celsius.	None
35h	WRITE_VRM_V DD_CURRENT_L IMIT	Set VDDCR_VDD TDC.	[31:0]=VDD TDC in mA.	None
36h	WRITE_VRM_V DD_MAXIMUM_ CURRENT_LIMI T	Set VDDCR_VDD EDC.	[31:0]=VDD EDC in mA.	None
37h	WRITE_VRM_SO C_CURRENT_LI MIT	Set VDDCR_SOC TDC.	[31:0]=SOC TDC in mA.	None
38h	WRITE_VRM_SO C_MAXIMUM_C URRENT_LIMIT	Set VDDCR_SOC EDC.	[31:0]=SOC EDC in mA.	None
39h	WRITE_PROCHO T_L_DEASSERTI ON_RAMP_TIME	Set the PROCHOT_L de- assertion ramp time to take to ramp the CCLK/GFXCLK clocks up to Fmax from Fmin when PROCHOT_L is deasserted. A value of zero means to use.the default (20ms) value.	[31:0]=Steps.	None
3Ah	WRITE_STT_SEN SOR_VALUE	Used to send the PCB sensor temperature data for System temperature tracking.	32-bits. [31:24]=Unused. [23:16]=Sensor index. [15:0]=Temperature as	None

			signed integer with 8 fractional bits.	
3Bh		Set the maximum sPPT value APU is allowed to	[31:0]=sPPT (APU only) in mW.	None
	T_APU	consume when smartshift is enabled.		

#### 5.4.2.2.1 SB-RMI Mailbox Sequence

The sequence is as follows:

- 1. The initiator (BMC) indicates that command is to be serviced by firmware by writing 80h to SBRMI::InBndMsg\_inst7 (SBRMI\_x3F). This register must be set to 80h after reset.
- 2. The initiator (BMC) writes the command to SBRMI::InBndMsg\_inst0 (SBRMI\_x38).
- 3. For Write operations or Read operations, which require additional addressing information as shown in Table 61 [SB-RMI Soft Mailbox Message] above, the initiator (BMC) writes Command Data In[31:0] to SBRMI::InBndMsg\_inst[4:1] {SBRMI\_x3C(MSB):SBRMI\_x39(LSB)}.
- 4. The initiator (BMC) writes 01h to SBRMI::SoftwareInterrupt to notify firmware to perform the requested Read or Write command.
- 5. Firmware reads the message and performs the defined action.
- 6. Firmware writes the original command to outbound message register SBRMI::OutBndMsg\_inst0 (SBRMI\_x30).
- 7. Firmware writes SBRMI::Status[SwAlertSts] = 1 to generate an ALERT (if enabled) to initiator (BMC) to indicate completion of the requested command. Firmware must (if applicable) put the message data into the message registers SBRMI::OutBndMsg\_inst[4:1] {SBRMI\_x34(MSB):SBRMI\_x31(LSB)}.
- 8. Firmware clears the interrupt on SBRMI::SoftwareInterrupt.
- 9. For a Read operation, the initiator (BMC) reads the firmware response Command Data Out[31:0] from SBRMI::OutBndMsg\_inst[4:1] {SBRMI\_x34(MSB):SBRMI\_x31(LSB)}.
- 10. BMC must write 1'b1 to SBRMI::Status[SwAlertSts] to clear the ALERT to initiator (BMC). It is recommended to clear the ALERT upon completion of the current mailbox command.

Table 62: SB-RMI Soft Mailbox Error Code

Error Type	Description	Code
No error	Mailbox message command executed successfully without an error.	00h
Command Aborted	Mailbox message command is aborted.	01h
Unknown Command	Unknown mailbox message.	02h
Invalid Core	Invalid core is specified in mailbox message parameters.	03h

The mailbox error code is written by Firmware in SBRMI::OutBndMsg\_inst7 (SBRMI\_x37).

#### 5.4.2.3 SB-RMI Boot code status

Boot code will dump the dynamic boot status into SBRMI::MP0OutBndMsg. BMC can then just read this status through SBI interface to determine progress through the boot flow.

### 5.4.2.4 SB-RMI Register Access

The SB-RMI registers can be read or written from the SMBus interface using the SMBus defined PEC-optional Read Byte and Write Byte protocols with the SB-RMI register number in the command byte or the PEC-optional Block Read and Block Write protocols with the first SB-RMI register number to be accessed in the command byte. Block Read/Write protocol access for SB-RMI registers is controlled by SBRMI::Control[BlkRWEn]. The SB-RMI interface supports Block Writes of up to 32 bytes, and Block Reads of up to 32 bytes as specified by SBRMI::ReadSize[RdSize]. Bytes are

returned in ascending register order starting with the first SB-RMI register in the command byte.

# 5.4.2.4.1 SB-RMI Register Block Access

The following example shows a write from SBRMI\_x18 to SBRMI\_x1F using SMBus Block Write protocol with SBRMI::Control[BlkRWEn] set to 1.

Table 63: SB-RMI Register Block Write Protocol

Byte	Byte Name	Value	Notes
1	Slave Address 0111_XXX0b		Write Address.
2	Command	18h	Indicates starting register SBRMI_x18.
3	Byte Count	08h	Number of bytes to write.
4	Data Byte 1	00h	Write a value to SBRMI_x18h.
5	Data Byte 2	00h	Write a value to SBRMI_x19h.
6	Data Byte 3	00h	Write a value to SBRMI_x1Ah.
7	Data Byte 4	00h	Write a value to SBRMI_x1Bh.
8	Data Byte 5	00h	Write a value to SBRMI_x1Ch.
9	Data Byte 6	00h	Write a value to SBRMI_x1Dh.
10	Data Byte 7	00h	Write a value to SBRMI_x1Eh.
11	Data Byte 8	00h	Write a value to SBRMI_x1Fh.
12	PEC	XXh	Optional PEC byte.

The following example shows a read from SBRMI\_x10 to SBRMI\_x17 using SMBus Block Read protocol with SBRMI::Control[BlkRWEn] set to 1 and SBRMI::ReadSize[RdSize] set to 8.

Table 64: SB-RMI Register Block Read Protocol

	Table on a Figure Figure Floor Float Trottock				
Byte	Byte Name	Value	Notes		
1	Slave Address	0111_XXX0b	Write Address.		
2	Command	10h	Indicates starting register SBRMI_x10.		
3	Slave Address	0111_XXX1b	Read Address.		
4	Byte Count	08h	Number of bytes to read.		
5	Data Byte 1	00h	Read a value from SBRMI_x10h.		
6	Data Byte 2	00h	Read a value from SBRMI_x11h.		
7	Data Byte 3	00h	Read a value from SBRMI_x12h.		
8	Data Byte 4	00h	Read a value from SBRMI_x13h.		
9	Data Byte 5	00h	Read a value from SBRMI_x14h.		
10	Data Byte 6	00h	Read a value from SBRMI_x15h.		
11	Data Byte 7	00h	Read a value from SBRMI_x16h.		
12	Data Byte 8	00h	Read a value from SBRMI_x17h.		
13	PEC	XXh	Optional PEC byte.		

# 5.4.2.4.2 SB-RMI Register Byte Access

The following example shows a write to SBRMI\_x03 using the SMBus Write Byte protocol with SBRMI::Control[BlkRWEn] set to 0.

*Table 65: SB-RMI Register Write Byte Protocol* 

Byte	Byte Name	Value	Notes	
1	Slave Address	0111_XXX0b	Write Address.	
2	Command	03h	Indicates SB-RMI register 03.	
3	Data Byte	04h	Write a value of 04h.	
4	PEC	XXh	Optional PEC byte.	

The following example shows a read from SBRMI\_x03 using the SMBus Read Byte protocol with SBRMI::Control[BlkRWEn] set to 0.

Table 66: SB-RMI Register Read Byte Protocol

Byte	Byte Name	Value	lue Notes	
1	Slave Address	0111_XXX0b	Write Address.	
2	Command	03h	Indicates SB-RMI register 03.	
3	Slave Address	0111_XXX1b	Read address.	
4	Data Byte	04h	Value of SBRMI_x03h.	
5	PEC	XXh	Optional PEC byte.	

#### **5.4.2.5 SB-RMI Alert**

The processor alerts the SBI when a Machine Check Exception occurs within the system. The Machine Check Exception status is reflected in registers SBRMI\_x01[F:0].

The processor alerts the SBI on system fatal error event. This status is reflected in SBRMI\_x02[SwAlertSts]. To enable this functionality, SBRMI\_x01[SwAlertMask] must be clear.

# 5.4.3 SBI Error Detection and Recovery

This section describes the various error detection and recovery methods that can be used on the SBI bus. The important item in providing a high reliability SBI connection is the ability to detect when an error occurs and to gracefully recover from that error. When the SBI connections are noisy, messages can become garbled which, in turn, may cause undefined behavior on the SBI bus. The most common noise sources are cross-talk and clock skew. Cross-talk results when the SBI connections are routed too close to other signal carrying lines. Clock skew is usually a result of higher than expected capacitance, between the SBI signals (clock and / or data) and ground, which causes the master and slave devices to disagree on when data should be stable and when it is allowed to be changing.

## **5.4.3.1** Error Detection

SBI provides several methods of error detection: protocol ACK/NAK, packet error correction (PEC) fields, and timeouts. The ACK/NAK mechanism is always active in SBI, but the PEC and timeouts are optional.

#### 5.4.3.1.1 ACK/NAK Mechanism

After each byte of an SBI message, the device receiving that byte must either acknowledge (ACK) that it received the byte correctly, or deny (NAK) that the byte was correctly received. This is most easily seen in the case of the address bytes which follow a START (or REPEATED START) sequence, but can be used anywhere in the message. In the case of an address byte, if a slave device recognizes the address, it will respond with an ACK and await the rest of the message. If a slave device does not recognize the message, it will respond with a NAK and ignore the rest of the message.

## 5.4.3.1.2 Packet Error Correction (PEC)

The RMI protocols allow for PEC bytes to be appended to messages. The sending side calculates the PEC, based on the data it intends to transmit, and appends it the transmitted data. The receiving side calculates the PEC based on the data it actually receives and compares that to the PEC it receives. If the two PECs do not match, an error has occurred and the message should be discarded. When a device detects a PEC mismatch, it should send a NAK in response to the PEC. No special programming is needed to enable the PEC on AMD devices. If the PEC is present on an incoming message, the device will verify the PEC and ACK or NAK as appropriate. The PEC is always calculated on outgoing messages. It is up to the bus master to request the PEC by sending clocks for that byte before sending either a NAK or a STOP sequence.

#### **5.4.3.1.3 Bus Timeouts**

Bus timeouts should be enabled to prevent a device waiting indefinitely on a message that may not be coming. Some timeouts are used to prevent the SBI bus from waiting for a response from a CPU that is in a power-saving idle mode. Other timeouts are used to allow the slave device to recognize that the bus master is attempting to reset all of the devices on the SBI bus. Either way, when a device recognizes a timeout, it should abort its current message transfer.

# 5.4.3.2 Error Recovery

The simplest form of error recovery is a retry. When the bus master detects an unexpected NAK, it should abort the current transfer and retry the message sequence. In some cases, however, a message can be so garbled that a simple retry is insufficient. This can occur, if there are multiple devices on the bus and a garbled address byte has caused the wrong slave device to be selected. That slave device may even continue to transmit during the retry. In those cases, it will be necessary to force a reset of all devices on the SBI bus, before retrying the message transfer.

#### **5.4.3.2.1 SBI Bus Reset**

The bus master can hold the clock low for a period longer the standard timeout in order to force slave devices off the bus (see docSMB section 3.1.1.3 of the System Management Bus (SMBus) Specification, version 2.0). All SBI slave devices are required to reset their communications if another device holds the clock line low for longer than TTimeout, min (25 milliseconds). The devices are required to complete their reset within TTimeout, max (35 milliseconds). SBI bus masters should use the extended timeout to force a reset of all slave devices if a simple retry does not remove an error condition.

### 5.5 SBI Physical Interface

### 5.5.1 SBI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits: bits[7:1] as the left-justified address, and bit[0] as the Read/Write flag, where 0 indicates a Write and 1 indicates a Read. Some vendors use only the 7 bits to describe the address.

#### 5.5.2 SBI Bus Timing

SBI supports 100KHz standard-mode and 400 KHz fast-mode I2C operation. Refer to the standard-mode and fast-mode timing parameters in the I2C specification.

### 5.6 SB-RMI Registers

Reads to unimplemented registers return 00h. Writes to unimplemented registers are discarded.

SBRMIx00 [Revision] (SBRMI::Revision)		
Read-only. Reset: 10h.		
Bits	Description	
7:0	<b>Revision</b> : <b>SB-RMI revision</b> . Read-only. Reset: 10h. This field specifies the APML specification revision that the	
	product is compliant to. 0x10=1.0x Revision.	

### SBRMIx01 [Control] (SBRMI::Control) Read-write. Reset: 01h. Bits Description **PECEn**: packet error checking enable. Read-write. Reset: 0. This only controls the intermediate PEC of the SBI Modified Block Write-Block Read Process Call. 0=Intermediate PEC is disabled. 1=Intermediate PEC is enabled. Reserved. 6:5 4 **SwAlertMask**: **software alert mask**. Read-write. Reset: 0. 0=Alert\_L signaling is enabled when SBRMI\_x02SwAlertSts is set. 1=Alert\_L signaling is disabled when SBRMI\_x02SwAlertSts is set. 3 BlkRWEn: block read/write enable. Read-write. Reset: 0. Controls Block Read/Write access to register ranges SBRMI x[4F:10] and SBRMI x[9F:80]. 0=SMBus accesses can only use the Byte Read/Write protocol. 1=SMBus accesses can only use the Block Read/Write protocol. NOTE: All other register ranges only support Byte Read/Write access, independent of the state of the BlkRWEn control bit. 2 TimeoutDis: SB-RMI timeout disable. Read-write. Reset: 0. 1=SMBus defined timeouts are disabled. If the SB-TSI interface is also in use, SMBus timeouts should be enabled or disabled in a consistent manner on both interfaces. The SB-TSI timeout setting is used by SB-RMI until the SMBus interface can determine which interface is targeted by the transaction. **AraDis**: **SB-RMI ARA disable**. Read-write. Reset: 0. 1=Sending of an ARA response is disabled. 0=Sending of 1 an ARA response is enabled.

## SBRMIx02 [Status] (SBRMI::Status) Reset: 00h. Bits Description Reserved. 7:2 SwAlertSts: SB-RMI software alert status. Read-write, Volatile. Reset: 0. Write-one-to-clear from the SMBus 1 interface; Read-write from the processor. Set by firmware as a result of a Machine Check Exception prior to the

AlertMask: SB-RMI alert mask. Read-write. Reset: 1. Read-write; set-by-hardware if AraDis=0 and a

successful ARA is sent. 1=Alert\_L signaling disabled. 0=Alert\_L is asserted if any unmasked event is present in the [The Alert Status Registers] SBRMI x1[F:0], or if SBRMI x02[SwAlertSts] == 1 and SwAlertMask == 0.

MCE related warm reset. Set by firmware to indicate the completion of a mailbox operation. **AlertSts: SB-RMI alert status.** Read-only, Volatile. Reset: 0. Read-only. 1=Alert event present in 0 SBRMI::AlertStatus.

0

SBRN	SRMIx03 [Read Size] (SBRMI::ReadSize)					
Read-v	write. Rese	et: 01h.				
This re	egister spe	cifies the number of bytes to return when using the block read protocol to read SBRMI_x[4F:10].				
Bits	Descripti	on				
7:6	Reserved.					
5:0	RdSize: r	ead size. Read-write. Reset: 01h. Specifies the number of bytes to return when using the block read				
	protocol.					
	ValidValues:					
	Value	Value Description				
	00h Reserved.					
	20h-01h <value> bytes.</value>					
	3Fh-21h	3Fh-21h Reserved.				

SBRN	SBRMIx0[45] [Thread Enable Status] (SBRMI::ThreadEnableStatus)				
Read-	only.				
_inst[1:0	)]; SBRMIx0[5:4]				
Bits	Description				
7:0	threadEnStat: thread enable status. Read-only.				
	<b>Description</b> : 1=Thread is enabled.				
	Offset[7:0] inst Description				
	04h	0	Threads[7:0].		
	05h	1	Threads[15:8].		

# SBRMIx[06...D3] [Reserved Registers] (SBRMI::Reserved)

Read-	Read-only.		
_inst[7:0	_inst[7:0]; SBRMIx[D[3:0],0F,0E,07,06]		
Bits	Description		
7:0	Reserved.		

# SBRMIx1[0...F] [Alert Status] (SBRMI::AlertStatus)

Read,	Read, Write-1-to-clear, Volatile.		
_inst[15	:0]; SBRMIx1[F:0]		
Bits	Description Description		
7:4	Reserved.		
3:0	MceStat: MCE status. Read, Write-1-to-clear, Volatile.		
	<b>Description</b> : Bit vector for threads. 1=MCE occurred for thread. Set by hardware.		

Offset[7:0]	inst	Description
10h	0	Threads[48,32,16,0].
11h	1	Threads[49,33,17,1].
12h	2	Threads[50,34,18,2].
13h	3	Threads[51,35,19,3].
14h	4	Threads[52,36,20,4].
15h	5	Threads[53,37,21,5].
16h	6	Threads[54,38,22,6].
17h	7	Threads[55,39,23,7].
18h	8	Threads[56,40,24,8].
19h	9	Threads[57,41,25,9].
1Ah	10	Threads[58,42,26,10].
1Bh	11	Threads[59,43,27,11].
1Ch	12	Threads[60,44,28,12].
1Dh	13	Threads[61,45,29,13].
1Eh	14	Threads[62,46,30,14].
1Fh	15	Threads[63,47,31,15].

# SBRMIx2[0...F] [Alert Mask] (SBRMI::AlertMask)

Read-	Read-write.		
_inst[15	:0]; SBRMIx2[F:0]		
Bits	Description		
7:4	Reserved.		
3:0	MceAlertMsk: MCE alert mask. Read-write.		
	<b>Description</b> : Bit vector for threads. 1=Alert signaling disabled for corresponding SBRMI::AlertStatus[MceStat]		

for thread.	or thread.	
Offset[7:0] inst		Description
20h	0	Threads[48,32,16,0].
21h	1	Threads[49,33,17,1].
22h	2	Threads[50,34,18,2].
23h	3	Threads[51,35,19,3].
24h	4	Threads[52,36,20,4].
25h	5	Threads[53,37,21,5].
26h	6	Threads[54,38,22,6].
27h	7	Threads[55,39,23,7].
28h	8	Threads[56,40,24,8].
29h	9	Threads[57,41,25,9].
2Ah	10	Threads[58,42,26,10].
2Bh	11	Threads[59,43,27,11].
2Ch	12	Threads[60,44,28,12].
2Dh	13	Threads[61,45,29,13].
2Eh	14	Threads[62,46,30,14].
2Fh	15	Threads[63,47,31,15].

# SBRMIx3[0...7] [Out-Bound Message] (SBRMI::OutBndMsg)

Read-write. Reset: 00h.

\_inst[7:0]; SBRMIx3[7:0]

# **Bits** Description

7:0 **OutBndMsg: outbound message data**. Read-write. Reset: 00h.

**Description**: Read-write from the processor; Read-only from the SMBus interface.

Usage convention is:

- SBRMI::OutBndMsg\_inst0 is command copied by firmware from SBRMI::InBndMsg\_inst0.
- SBRMI::OutBndMsg\_inst[4:1] are 32-bit data.
- SBRMI::OutBndMsg\_inst[6:5] are Reserved.
- SBRMI::OutBndMsg\_inst[7] contains Mailbox Error Code, per Table 62 [SB-RMI Soft Mailbox Error Code]

Offset[7:0]	inst	Description
30h	0	Outbound message 0.
31h	1	Outbound message 1.
32h	2	Outbound message 2.
33h	3	Outbound message 3.
34h	4	Outbound message 4.
35h	5	Outbound message 5.
36h	6	Outbound message 6.
37h	7	Outbound message 7.

# SBRMIx3[8...F] [In-Bound Message] (SBRMI::InBndMsg)

SDRIV	SDRIVITX5[6F] [III-DOUIIU Message] (SDRIVIT::IIIDIIUMISg)		
Read-	Read-write. Reset: 00h.		
_inst[7:0	_inst[7:0]; SBRMIx3[F:8]		
Bits	ts Description		
7:0	InBndMsg: inbound message data. Read-write. Reset: 00h.		
	<b>Description</b> : Read-write from the SMBus interface; Read-only from the processor. These registers are used for		
	communicating 32-bit messages from BMC to firmware.		
	Usage convention is:		

- SBRMI::InBndMsg\_inst0 is command.
- SBRMI::InBndMsg inst[4:1] are 32-bit data.
- SBRMI::InBndMsg inst[6:5] are Reserved.
- SBRMI::InBndMsg\_inst7: Bit[7] Must be 1'b1 to send message to firmware.

Offset[7:0]	inst	Description
38h	0	Inbound message 0.
39h	1	Inbound message 1.
3Ah	2	Inbound message 2.
3Bh	3	Inbound message 3.
3Ch	4	Inbound message 4.
3Dh	5	Inbound message 5.
3Eh	6	Inbound message 6.
3Fh	7	Inbound message 7.

# SBRMIx40 [Software Interrupt] (SBRMI::SoftwareInterrupt)

Read, Write-1-only. Reset: 00h.

This register is used by the SMBus master to generate an interrupt to the processor to indicate that a message is available.

]	Bits	Description			
	7:1	Reserved.			
	0	<b>SwInt: firmware interrupt</b> . Read, Write-1-only. Reset: 0. Read, Write-1-only from the SMBus interface;			
		Read, Write-1-to-clear from firmware. 1=Indicates a firmware mailbox service request.			

## SBRMIx41 [Thread Number] (SBRMI::ThreadNumber)

Read-write. Reset: 00h.

This register indicates the maximum number of threads present.

## Bits Description

7:0 **threadNum: thread number**. Read-write. Reset: 00h. Read-only from the SMBus interface. Specifies the maximum number of threads present. Format is [6:1] number of threads – 40h and range of available threads 40h – 01h. Firmware loads the initial value based on the maximum number of threads available after any fused off or soft-down-coring is complete.

## SBRMIx42 [Reserved register] (SBRMI::Reserve)

Read-	Read-write. Reset: 00h.		
This register is Reserved.			
Bits	Description		
7:1	Reserved.		
0	<b>Reserve: Reserved register.</b> Read-write. Reset: 0. This is a Reserved register bit.		

### SBRMIx8[0...7] [MP0 Out-Bound Message] (SBRMI::MP0OutBndMsg)

Read-	Read-write. Reset: 00h.				
_inst[7:0	_inst[7:0]; SBRMIx8[7:0]				
Bits	ts Description				
7:0	MP0OutBndMsg: outbound message data. Read-write. Reset: 00h.				
	<b>Description</b> : Read-write from the processor; Read-only from the SMBus interface.				
	These registers are used for sending messages from PSP firmware running on the MP0 to the SMBus master.				
	MP0 boot status is dynamically written to this register during the boot process.				
	Offset[7:0] inst Description				
	80h	0	MP0 Outbound message 0.		
	81h	1	MP0 Outbound message 1.		
		1 -	in o outoound message 1.		

82h	2	MP0 Outbound message 2.
83h	3	MP0 Outbound message 3.
84h	4	MP0 Outbound message 4.
85h	5	MP0 Outbound message 5.
86h	6	MP0 Outbound message 6.
87h	7	MP0 Outbound message 7.

# SBRMIx90 [MP0 Alert Mask] (SBRMI::MP0AlertMask)

Read-	Read-write. Reset: 00h.		
Bits	Description		
7:2	Reserved.		
1	<b>Mp0AlertMask</b> . Read-write. Reset: 0. 1=Alert signaling disabled for MP0.		
0	<b>Mp0Int</b> : <b>MP0 PSP interrupt</b> . Read-write. Reset: 0. Read, Write-1-only from the SMBus interface; Read, write-		
	1-to-clear from the MP0 PSP FW. 1=MP0 interrupt generated.		

### **6** SB Temperature Sensor Interface (SB-TSI)

### 6.1 Overview

The SBI temperature sensor interface (SB-TSI) is an emulation of the software and physical interface of a typical 8-pin remote temperature sensor (RTS), see Figure 26 [RTS Thermal Management Example]. The goal is to resemble a typical RTS so that KBC or BMC firmware requires minimal changes for future AMD products, see Figure 27 [SB-TSI Thermal Management Example]. SB-TSI supports the SMBus protocols that typical RTS supports.




Figure 26: RTS Thermal Management Example




Figure 27: SB-TSI Thermal Management Example

Refer to the following external sources for additional information.

- System Management Bus (SMBus) specification. See docSMB.
- I2C-bus Specification and User Manual, Revision 03. See docI2C.

### 6.1.1 Definitions

*Table 67: SB-TSI Definitions* 

Term	Description
BMC	Base management controller.
TCC	Temperature calculation circuit.
Tctl	Processor temperature control value.

TSM	Temperature sensor macro.
SB-TSI	Sideband Internal Temperature Sensor Interface. See APML.

### 6.2 SB-TSI Protocol

The SB-TSI largely follows SMBus v2.0 specification except:

- The combined-format repeated start sequence is not supported in standard-mode and fast-mode. The response of the processor's SB-TSI to the sequence in undefined.
- Only 7-bit SMBus addresses are supported.
- SB-TSI implements the Send/Receive Byte and Read/Write Byte protocols.
- SB-TSI registers can only be written by using a Write byte command.
- Address Resolution Protocol (ARP) is not supported.
- Packet Error Checking (PEC) is not supported.
- The usage of unsupported protocols may lead to an undefined bus condition.
- To release the bus from an undefined condition and to reset the SB-TSI slave, the bus master must hold the clock low for a duration of time that is longer than Ttimeout.max, as specified for SMBus. The time-out needs to be enabled by SBTSI::TimeoutConfig[TimeoutEn] = 1.

### 6.2.1 SB-TSI Send/Receive Byte Protocol

A SMBus master can Read SB-TSI registers by issuing a send byte command with the address of the register to be read as the data byte followed by a receive byte command.

### 6.2.1.1 SB-TSI Address Pointer

The SB-TSI controller has an internal address pointer that is updated when a register is accessed using a Read or Write byte command or when a send byte command is received. This address pointer is used to determine the address of the register being read when a receive byte command is processed by the controller.

### 6.2.2 SB-TSI Read/Write Byte Protocol

An SMBus master can Read or Write SB-TSI registers by issuing a Read or a Write byte command with the address of the register to be read or written in the command code field.

### 6.2.3 Alert Behavior

The ALERT\_L pin is asserted if (SBTSI::Status[TempHighAlert] || SBTSI::Status[TempLowAlert]) && ~SBTSI::Config[AlertMask] as shown in Figure 3. The following registers also affect temperature alert behavior.

- SBTSI::Config[AraDis]: Disables ARA response.
- SBTSI::UpdateRate[UpRate]: Specifies rate at which temperature thresholds are checked.
- {SBTSI::HiTempInt[HiTempInt], SBTSI::HiTempDec[HiTempDec]}: Sets high temperature threshold.
- {SBTSI::LoTempInt[LoTempInt], SBTSI::LoTempDec[LoTempDec]}: Sets low temperature threshold.
- SBTSI::AlertThreshold[AlertThr]: Specifies number of consecutive temperature samples to assert an alert.
- SBTSI::AlertConfig[AlertCompEn]: Specifies ALERT\_L pin to be in latched or comparator mode. Affects ARA.




Figure 28: Alert Assertion Diagram

### 6.2.4 Atomic Read Mechanism

To ensure that the two required Reads (integer and decimal) for reading the CPU temperature are always originated from one temperature value, atomic reading procedures are required. SB-TSI offers functions to maintain atomicity between the temperature integer and decimal bytes.

[The SB-TSI Configuration Register] SBTSI::Config[ReadOrder] specifies the order for reading integer and decimal part of the CPU temperature value for atomic CPU temperature Reads. If SBTSI::Config[ReadOrder] is 0, then a Read of the integer part (SBTSI::CpuTempInt) of the CPU temperature triggers a latch of the decimal part (SBTSI::CpuTempDec) until the next Read of the integer part. This latch syncs the decimal part with the integer part. The integer part is continuously updated.

If SBTSI::Config[ReadOrder] is 1, then the Read order to ensure atomicity is Reversed, i.e., decimal part = first, integer part = second.

If it is not possible to ensure a dedicated Read order as described above, the Run/Stop bit ([The SB-TSI Configuration Register] SBTSI::Config[RunStop]) may be used to provide atomicity of reading the CPU temperature. If this bit is 0, the CPU temperature registers are updated continuously. If it is 1, they get frozen and always deliver their last value on Read requests.

- Set SBTSI::Config[RunStop].
- Read the integer (SBTSI::CpuTempInt) or the decimal (SBTSI::CpuTempDec) part of the CPU temperature.
- Read the remaining part of the CPU temperature.
- Clear SBTSI::Config[RunStop].

### 6.2.5 SB-TSI Temperature and Threshold Encodings

SB-TSI CPU temperature readings and limit registers encode the temperature in increments of 0.125 from 0 to 255.875. The high byte represents the integer portion of the temperature from 0 to 255. One increment in the high byte is equivalent to a step of one. The upper three bits of the low byte represent the decimal portion of the temperature. One increment of these bits is equivalent to a step of 0.125.

*Table 68: SB-TSI CPU Temperature and Threshold Encoding Examples* 

	1	1
Temperature	Temperature High Byte	Temperature Low Byte
	SBTSI::CpuTempInt[CpuTempInt]	SBTSI::CpuTempDec[CpuTempDec]
	SBTSI::HiTempInt[HiTempInt]	SBTSI::HiTempDec[HiTempDec]

	SBTSI::LoTempInt[LoTempInt]	SBTSI::LoTempDec[LoTempDec]
0.000 °C	0000_0000b	0000_0000Ь
1.000 °C	0000_0001b	0000_0000Ь
25.125 °C	0001_1001b	0010_0000b
50.875 °C	0011_0010b	1110_0000b
90.000 °C	0101_1010b	0000_0000b

### 6.2.6 SB-TSI Temperature Offset Encoding

By default, SBTSI::CpuTempInt and SBTSI::CpuTempDec provide Tctl from the processor. The temperature offset registers allow the system to adjust the SB-TSI temperature from Tctl.

The SB-TSI temperature offset registers use a different encoding in order to provide negative temperature values. SBTSI::CpuTempOffInt[CpuTempOffInt] and SBTSI::CpuTempOffDec[CpuTempOffDec] form an 11-bit, 2's complement value representing the temperature offset. The high byte encodes the integer portion of the temperature and the upper three bits of the low byte represent the fractional portion of the temperature offset. One increment of these bits is equivalent to a step of 0.125 °C. After reset the offset is always set to 0 °C. Software needs to adjust the offset to the appropriate level.

Table 69: SB-TSI Temperature Offset Encoding Examples

	<u> </u>	
Temperature	Temperature High Byte	Temperature Low Byte
	SBTSI::CpuTempOffIn	SBTSI::CpuTempOffDe
	t[CpuTempOffInt]	c[CpuTempOffDec]
-10.375 °C	1111_0101b	1010_0000b
-0.250 °C	1111_1111b	1100_000b
0.000 °C	0000_0000Ь	0000_0000Ь
0.875 °C	0000_0000b	1110_0000b
10.000 °C	0000_1010b	0000_0000Ь

### **6.3** SB-TSI Physical Interface

This chapter describes the physical interface of the SB-TSI.

### 6.3.1 SB-TSI SMBus Address

The SMBus address is really 7 bits. Some vendors and the SMBus specification show the address as 8 bits: bits[7:1] as the left-justified address, and bit[0] as the Read/Write flag, where 0 indicates a Write and 1 indicates a Read. Some vendors use only the 7 bits to describe the address. The addresses can vary with address select pins.

*Table 70: SB-TSI Address Encodings* 

Socket ID	SB-TSI Address
0b	98h for 8-bit or 4Ch for 7-bit.
1b	90h for 8-bit or 48h for 7-bit.

### 6.3.2 SB-TSI Bus Timing

SB-TSI supports standard-mode (100 kHz) and fast-mode (400 kHz) according to the I2C-bus Specification and User Manual.

### **6.3.3** SB-TSI Bus Electrical Parameters

SB-TSI conforms to most of the I2C fast-mode electrical parameters. See the Electrical Data Sheet for the processor family for electrical parameters.

### 6.4 SB-TSI Registers

Reads to unimplemented registers return 00h. Writes to unimplemented registers are discarded.

### SBTSIx01 [CPU Integer Temperature] (SBTSI::CpuTempInt)

### Read-only.

The CPU temperature is calculated by adding the CPU temperature offset (SBTSI::CpuTempOffInt,

SBTSI::CpuTempOffDec) to the processor control temperature (Tctl). SBTSI::CpuTempInt and SBTSI::CpuTempDec combine to return the CPU temperature. For the temperature encoding, see 6.2.5 [SB-TSI Temperature and Threshold Encodings]

### Bits Description

7:0 **CpuTempInt**: **integer CPU temperature value**. Read-only. Reset: Cold,XXh. This field returns the integer portion of the CPU temperature.

### SBTSIx02 [SB-TSI Status] (SBTSI::Status)

### Read-only, Volatile.

If SBTSI::AlertConfig[AlertCompEn] == 0, the temperature alert is latched high until the alert is Read. If SBTSI::AlertConfig[AlertCompEn] == 1, the alert is cleared when the temperature does not meet the threshold conditions for temperature and number of samples. See 6.2.3 [Alert Behavior].

Commun	conditions for temperature and number of samples, see of their zenavior,			
Bits	Description			
7:5	Reserved.			
4	<b>TempHighAlert</b> : <b>temperature high alert</b> . Read-only, Volatile. Reset: Cold,X. 1=Indicates that the CPU temperature is greater than or equal to the high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec) for SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates that the CPU temperature is less than the high temperature threshold (SBTSI::HiTempInt, SBTSI::HiTempDec) for SBTSI::AlertThreshold[AlertThr] samples and SBTSI::AlertConfig[AlertCompEn] == 1. Hardware will clear this bit when Read if SBTSI::AlertConfig[AlertCompEn] == 0.			
3	<b>TempLowAlert: temperature low alert.</b> Read-only, Volatile. Reset: Cold, X. 1=Indicates that the CPU temperature is less than or equal to the low temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for SBTSI::AlertThreshold[AlertThr] consecutive samples. 0=Indicates the CPU temperature is greater than the low temperature threshold (SBTSI::LoTempInt, SBTSI::LoTempDec) for SBTSI::AlertThreshold[AlertThr] samples and SBTSI::AlertConfig[AlertCompEn] == 1. Hardware will clear this bit when Read if SBTSI::AlertConfig[AlertCompEn] == 0.			
2:0	Reserved.			

### SBTSIx03 [SB-TSI Configuration] (SBTSI::Config)

Reset: Cold,00h.

The bits in this register are Read-only and can be written by Writing to the corresponding bits in SBTSI::ConfigWr. See 6.2.3 [Alert Behavior] and 6.2.4 [Atomic Read Mechanism].

00	[There Benavior] and oil ([Teomie Tead Mechanism])			
Bits	Description			
7	<b>AlertMask</b> : <b>alert mask</b> . Read-only, Volatile. Reset: Cold, 0. 0=ALERT_L pin enabled. 1=ALERT_L pin disabled			
	and does not assert. IF (SBTSI::Config[AraDis] == 0) THEN Read-only; set-by-hardware. ELSE Read-only			
	ENDIF. Hardware sets this bit if SBTSI::Config[AraDis] == 0, either SBTSI::Status[TempHighAlert] == 1 or			
	SBTSI::Status[TempLowAlert] == 1, and a successful ARA is sent.			
6	<b>RunStop</b> : <b>run stop</b> . Read-only. Reset: Cold,0. 0=Updates to SBTSI::CpuTempInt and SBTSI::CpuTempDec and			
	the alert comparisons are enabled; Alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the			
	corresponding timer (specified by SBTSI::UpdateRate[UpRate]) continue to update. 1=Updates to			

	SBTSI::CpuTempInt and SBTSI::CpuTempDec and the alert comparisons are disabled; Alert history counters			
	(specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by			
	SBTSI::UpdateRate[UpRate]) are stopped. See 6.2.4 [Atomic Read Mechanism] for further details.			
5	<b>ReadOrder</b> : <b>atomic read order</b> . Read-only. Reset: Cold,0. 0=Reading SBTSI::CpuTempInt causes the state of			
	SBTSI::CpuTempDec to be latched. 1=Reading SBTSI::CpuTempDec causes the state of SBTSI::CpuTempInt to			
	be latched. See 6.2.4 [Atomic Read Mechanism] for further details.			
4:2	Reserved.			
1	AraDis: ARA disable. Read-only. Reset: Cold,0. Read-only. 1=ARA response disabled.			
0	Reserved.			

### SBTSIx04 [Update Rate] (SBTSI::UpdateRate)

Read-	write. Rese	et: Cold,08h.		
Bits	Description			
7:0		tate: update rate. Read-write. Reset: Cold,08h. This field specifies the rate at which CPU temperature is		
		l against the temperature thresholds to determine if an alert event has occurred. Write access causes a		
		ne alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer		
	(specified	l by SBTSI::UpdateRate[UpRate]).		
	<b>ValidVal</b> ı	ues:		
	Value	Value Description		
	00h	0.0625 Hz		
	01h 0.125 Hz			
	02h 0.25 Hz			
	03h 0.5 Hz			
	04h	1 Hz		
	05h	2 Hz		
	06h	4 Hz		
	07h	8 Hz		

# SBTSIx07 [High Temperature Integer Threshold] (SBTSI::HiTempInt)

Read-write. Reset: Cold,46h.

08h

09h

0Ah

FFh-

0Bh

16 Hz

32 Hz

64 Hz

Reserved.

The high temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is greater than or equal to the threshold. SBTSI::HiTempInt and SBTSI::HiTempDec combine to specify the high temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Reset value equals 70 °C. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

B	its	Description	
7	0:0	<b>HiTempInt</b> : <b>high temperature integer threshold</b> . Read-write. Reset: Cold,46h. This field specifies the integer	
		portion of the high temperature threshold.	

### SBTSIx08 [Low Temperature Integer Threshold] (SBTSI::LoTempInt)

Read-write. Reset: Cold,00h.

The low temperature threshold specifies the CPU temperature that causes ALERT\_L to assert if the CPU temperature is less than or equal to the threshold. SBTSI::LoTempInt and SBTSI::LoTempDec combine to specify the low temperature threshold. See 6.2.5 [SB-TSI Temperature and Threshold Encodings]. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]). See 6.2.3 [Alert Behavior].

1	Bits	Description		
	7:0	<b>LoTempInt</b> : <b>low temperature integer threshold</b> . Read-write. Reset: Cold,00h. This field specifies the integer		
		portion of the low temperature threshold.		

### SBTSIx09 [SB-TSI Configuration Write] (SBTSI::ConfigWr)

	· · · · · · · · · · · · · · · · · · ·		
Read-write. Reset: Cold,00h.			
This r	This register provides write access to SBTSI::Config.		
Bits	Description		
7	AlertMask: alert mask. Read-write. Reset: Cold,0. See SBTSI::Config[AlertMask].		
6	RunStop: run stop. Read-write. Reset: Cold,0. See SBTSI::Config[RunStop].		
5	ReadOrder: atomic read order. Read-write. Reset: Cold,0. See SBTSI::Config[ReadOrder].		
4:2	Reserved.		
1	AraDis: ARA disable. Read-write. Reset: Cold,0. See SBTSI::Config[AraDis].		
0	Reserved.		

### SBTSIx10 [CPU Decimal Temperature] (SBTSI::CpuTempDec)

Read-	Read-only.		
See SBTSI::CpuTempInt.			
Bits	Description		
7:5	<b>CpuTempDec</b> : <b>decimal CPU temperature value</b> . Read-only. Reset: Cold,XXXb. Read-only. This field returns		
	the decimal portion of the CPU temperature.		
4:0	Reserved.		

# SBTSIx11 [CPU Temperature Offset High Byte] (SBTSI::CpuTempOffInt)

Read-write. Reset: Cold,00h.

SBTSI::CpuTempOffInt and SBTSI::CpuTempOffDec combine to specify the CPU temperature offset. See 6.2.6 [SBTSI Temperature Offset Encoding] for encoding details.

### Bits Description

7:0 **CpuTempOffInt: CPU temperature integer offset.** Read-write. Reset: Cold,00h. This field specifies the integer portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding timer (specified by SBTSI::UpdateRate[UpRate]).

### SBTSIx12 [CPU Temperature Decimal Offset] (SBTSI::CpuTempOffDec)

Read-write. Reset: Cold,00h.			
See SBTSI::CpuTempOffInt.			
Bits	Description		
7:5			
	decimal/fractional portion of the CPU temperature offset added to Tctl to calculate the CPU temperature. Write		
	access causes a reset of the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the		
	corresponding timer (specified by SBTSI::UpdateRate[UpRate]).		
4:0	Reserved.		

### SBTSIx13 [High Temperature Decimal Threshold] (SBTSI::HiTempDec)

Read-	Read-write. Reset: Cold,00h.		
See SI	See SBTSI::HiTempInt.		
Bits	Description		
	<b>HiTempDec</b> : <b>high temperature decimal threshold</b> . Read-write. Reset: Cold,0h. This field specifies the decimal		
	portion of the high temperature threshold.		
4:0	Reserved.		

SBTSIx14 [Low Temperature Decimal Threshold] (SBTSI::LoTempDec)		
Read-write. Reset: Cold,00h.		
See SI	See SBTSI::LoTempInt.	
Bits	Description	
7:5	<b>LoTempDec</b> : <b>low temperature decimal threshold</b> . Read-write. Reset: Cold,0h. This field specifies the decimal	
	portion of the low temperature threshold.	
4:0	Reserved.	

# SBTSIx22 [Timeout Configuration] (SBTSI::TimeoutConfig)

Read-	Read-write. Reset: Cold,80h.	
Bits	Description	
7	<b>TimeoutEn</b> : <b>SMBus timeout enable</b> . Read-write. Reset: Cold,1. 0=SMBus defined timeout support disabled.	
	1=SMBus defined timeout support enabled. SMBus timeout enable.	
6:0	Reserved.	

# SBTSIx32 [Alert Threshold Register] (SBTSI::AlertThreshold)

ODIO	5101x02 [ritert Timeshold Register] (OD101 Mertrimeshold)			
Read-	Read-write. Reset: Cold,00h.			
See 6.	See 6.2.3 [Alert Behavior].			
Bits	Description			
7:3	Reserved.			
2:0	<b>AlertThr: alert threshold</b> . Read-write. Reset: Cold,0h. Specifies the number of consecutive CPU temperature			
	samples for which a temperature alert condition needs to remain valid before the corresponding alert bit is set. For			
	SBTSI::AlertConfig[AlertCompEn] == 1, it specifies the number of consecutive CPU temperature samples for			
	which a temperature alert condition need to remain not valid before the corresponding alert bit gets cleared. Write			
	access resets the alert history counters (specified by SBTSI::AlertThreshold[AlertThr]) and the corresponding			
	timer (specified by SBTSI::UpdateRate[UpRate]). Details in SBTSI::Status.			
	ValidValues:			
Value Description		Description		
	0h	1 Sample		
	6h-1h	<value+1> Samples</value+1>		
	7h	8 Samples		

# SBTSIxBF [Alert Configuration] (SBTSI::AlertConfig)

	oz romar (rmere comiguration) (oz rozwi merecoming)		
Read-write.			
Bits	Description		
7:1	Reserved.		
0	AlertCompEn: alert comparator mode enable. Read-write. Reset: Cold,X. 0=SBTSI::Status[TempHighAlert]		
	and SBTSI::Status[TempLowAlert] are Read to clear. 1=SBTSI::Status[TempHighAlert] and		
	SBTSI::Status[TempLowAlert] are Read-only; ARA response disabled. Write access does not change the alert		
	history counters (specified by SBTSI::AlertThreshold[AlertThr]) or the corresponding timer (specified by		
	SBTSI::UpdateRate[UpRate]). See SBTSI::Status.		

# SBTSIxFE [Manufacture ID] (SBTSI::ManId)

Read-	Read-only. Reset: Cold,00h.		
Bits	Description		
7:1	Reserved.		
0	<b>ManId</b> : <b>Manufacture ID</b> . Read-only. Reset: Cold,0. Returns the AMD manufacture ID.		

# SBTSIxFF [Revision] (SBTSI::Revision)

Read-o	Read-only. Reset: Cold,04h.		
redu e	Jiny. reset. Gold,0411.		
Dita	Description		
Bits	Description		

7:0 **Revision**: **SB-TSI revision**. Read-only. Reset: Cold,04h. Specifies the SBI temperature sensor interface revision.

### 7 Fusion Controller Hub (FCH)

### 7.1 FCH Overview

# 7.1.1 Acronyms

*Table 71: List of Acronyms used in FCH* 

Acronym	Definition
ASF	Alert Standard Format.
ASL	ACPI Source Language. See docACPI.
DASH	Desktop and mobile Architecture for System Hardware.
SCH	Server Controller Hub.
TPM	Trusted Platform Module.

### 7.1.2 Functional

This section describes the integrated FCH. It utilizes a standard Scalable Data Fabric Port (SDP).

The following is the list of IP blocks and functions:

LPC/SPI/eSPI – Low Pin Count/Serial peripheral interface: this is the bridge logic to the BIOS/firmware flash and SPI TPM. eSPI is multiplexed on the SPI bus to support an eSPI device such as embedded controller (EC). Family 19h processors have the following features:

- 1. LPC function
- 2. The LPC is multiplexed on SPI pins

CLKGEN – Clock Generation: integrated clock generation function for the entire system. This block adds a non-spread display and more PCIe® GPP clock outputs. It also adds more internal reference clocks for various PHYs.

GPIO – General Purpose IO: defined by AOAC and used as GPIO or interrupt inputs. See 7.2.4 [GPIO Pin control registers] for register descriptions.

ACPI – Advanced Configuration and Power Interface: power management and reset functions.

# 7.1.3 MMIO Programming for Legacy Devices

The legacy devices, LPC, IOAPIC, ACPI, TPM, and Watchdog Timer, require the base address of the Memory Mapped IO registers to be assigned before these registers can be accessed. The Memory Mapped IO register base address and its entire range should be mapped to a non-posted memory region by programming the CPU register.

### 7.1.4 eSPI

eSPI is configured to run at 16.67 MHz, 33 MHz, and 66 MHz. See 7.2.3.3 [eSPI Registers] about how to program the speed.

### 7.1.5 LPC Bus Interface

This section describes the LPC Bus related programming requirements. BIOS programs

FCH::LPCPCICFG::spi\_base\_addr[spi\_espi\_baseaddr] with a non-zero address to enable the MMIO access to the SPI ROM control registers.

RomProtect applies to ROM, regardless of ROM is locate on SPI bus or LPC bus (Only one can exist, what means the ROM controls IP can only be applied to one ROM device which becomes the main BIOS ROM. That one device is selected by the hardware straps as to whether it is on the SPI or LPC bus.), thus RomProtect control is applied to both the LPC bus and SPI bus is correct.

Any control applies to ROM will apply to both SPI bus and LPC bus.

Those ROM controls does not apply to eSPI bus as eSPI controller is another independent IP.

# 7.1.5.1 Read/Write SPI Flash through LPC

- 1. Configure register FCH::LPCHOSTSPIREG::spi100enable\_register[usespi100] = 1 to enable the support for SPI 100 MHz speed.
- 2. Configure register FCH::LPCPCICFG::romaddressrange\_1\_start\_address (D14F3x068), configuring ROM1 start address and end address.
- 3. Configure register FCH::LPCPCICFG::romaddressrange\_2\_start\_address (D14F3x06C), configuring ROM2 start address and end address.
- 4. Configure SPI chip select register FCH::LPCHOSTSPIREG::alt\_spi\_cs\_register[altspicsen] (SPIx001D[1:0]) to enable related SPI chip select.
- 5. Configure register FCH::LPCPCICFG::rom\_protect\_0, keep [10:9] as 0 to ensure it is not in Read/Write protect status.
- 6. Access normal SPI flash space.

### 7.1.5.2 Enabling SPI 100

To enable the support for SPI 100 MHz speed, software must program

FCH::LPCHOSTSPIREG::spi100enable\_register[usespi100] = 1. SPI 100 should be enabled on after the auto ROM sizing has been completed (auto ROM sizing is done by the software only during the initial boot when the system power state transitions from G3->S5->S0). The actual Read speed also depends on the settings at FCH::LPCHOSTSPIREG::spi100enable\_register.

# 7.1.5.3 Serial Peripheral Interface (SPI) ROM

SPI memory can be protected from being written to or read from by using the following sequence. This is optional and used as required.

### 7.1.5.3.1 Enable SPI ROM Protection

- 1. Program D14F3x050 FCH::LPCPCICFG::rom\_protect\_0 to enable protection for Read or Write memory accesses to SPI flash memory space. Up to four memory ranges specified by Rom Protect registers can be protected.
- 2. Program SPIx04 FCH::LPCHOSTSPIREG::spi\_restrictedcmd\_register or SPIx08 FCH::LPCHOSTSPIREG::spi\_restrictedcmd2\_register with SPI commands that are required before doing write accesses to the SPI ROM. Use commands such as WR\_EN, WR\_Status and Erase when programming these restricted command registers.
- 3. Program SPIx00 FCH::LPCHOSTSPIREG::spi\_cntrl0\_register[spiaccessmacromen] = 0 to protect the registers

- above from being reprogrammed.
- 4. Program SPIx1D FCH::LPCHOSTSPIREG::alt\_spi\_cs\_register[spiprotecten0] = 1 to apply Read/Write protection on ranges defined by Rom Protect registers (D14F3x50, D14F3x54, D14F3x58, D14F3x5C).
- 5. Program SPIx1D FCH::LPCHOSTSPIREG::alt\_spi\_cs\_register[spiprotectlock] = 1 to make bits 3, 4, and 5 non-writable.

Accesses are now blocked by the SPI host preventing write accesses to the SPI ROM.

### 7.1.6 FCH Register Access Information Guide

Following registers can only be accessed in 8-bit (byte access), using 16-bit (word access) or 32-bit (double word access) will have quirky behavior. For Read, byte0 data will be returned on all 4 bytes, for Write, only byte0 data will be written.

- IOMUX: Memory mapped address 0xFED8 0D00 0xFED8 0DFF.
- BIOS\_RAM: Access using IO (0xCD4: Index, 0xCD5: Data) or Memory mapped address 0xFED8\_0500 –
  0xFED8\_05FF.
- CMOS\_RAM: Access using IO (0x72: Index, 0x73: Data) or Memory mapped address 0xFED8\_0600 0xFED8\_06FF.
- CMOS: Access using IO (0x70: Index, 0x71: Data) or Memory mapped address 0xFED8\_0700 0xFED8\_07FF.
- PMIO2: Memory mapped address 0xFED8 0400 0xFED8 04FF.
- ACPI: registers can be 8/16/32-bit, please refer to following table. AcpiMMioAddr=0xFED8\_0000.

Table 72: Register Access Information

Register Name	IO Base Address definition register	IO Offset Address*	MMIO Access
Pm1Status	PM_60: AcpiPm1EvtBlk	00h, 16-bit	AcpiMMioAddr + 800
Pm1Enable		02h, 16-bit	AcpiMMioAddr + 802
PmControl	PM_62: AcpiPm1CntBlk	00h, 16-bit	AcpiMMioAddr + 804
TmrValue/ETmrValue	PM_64: AcpiPmTmrBlk	00h, 32-bit, Read Only	AcpiMMioAddr + 808
CLKVALUE		00h, 32-bit	AcpiMMioAddr + 80C
PLvl2	PM_66: CpuControl	04h, 8-bit, Read Only	AcpiMMioAddr + 810
PLvl3		05h, 8-bit, Read Only	AcpiMMioAddr + 811
EVENT_STATUS	PM_68: AcpiGpe0Blk	00h, 32-bit	AcpiMMioAddr + 814
EVENT_ENABLE		04h, 32-bit	AcpiMMioAddr + 818
SmiCmdPort	PM_6A: AcpiSmiCmd	00h, 8-bit	AcpiMMioAddr + 81C
SmiCmdStatus		01h, 8-bit	AcpiMMioAddr + 81D
PmaControl	PM_6E: AcpiPmaCntBlk	00h, 8-bit	AcpiMMioAddr + 824

# 7.1.7 Address Mapping Table

Table 73: Address Space Mapping

	11 5	
Function name	Address Mapping in HOST	NOTES
	Space	
LPC/SPI ROM_1	00_000F_FFFFh -	
	00_0000_0000h	
ACPI	00_FED8_[1:0]XXXh	
AL2AHB	00_FEDC_0XXXh	
Reserved	00_FEDC_3FFFh -	

	00_FEDC_1000h	
Reserved	00_FEDC_AFFFh -	
	00_FEDC_4000h	
Reserved	00_FEDC_FFFFh -	
	00_FEDC_B000h	
LPC/SPI ROM_2	00_FFFF_FFFFh -	
	00_FF00_0000h	
LPC/SPI ROM_3	FD_03FF_FFFFh -	
	FD_0000_0000h	

# 7.2 Registers

# 7.2.1 I/O Advanced Programmable Interrupt Control

# 7.2.1.1 IOAPIC Registers

IOAP	IOAPICx00000000 (FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER)		
Read-	Read-write.		
Used t	Used to determine which register is manipulated during an IO Window Register read/write operation.		
_aliasH0	_aliasHOST; IOAPICx000000000; IOAPIC=FEC0_0000h		
Bits	Description		
31:8	Reserved.		
7:0	indirect_address_offset. Read-write. Reset: 00h. Indirect Address Offset to IO Window Register, used to		
	determine which register is manipulated during an IO Window Register read/write operation.		

# IOAPICx00000010 (FCH::IOAPIC::IO\_WINDOW\_REGISTER)

	/	
Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	OST; IOAPICx00000010; IOAPIC=FEC0_0000h	
Bits	Description	
31:0	io_window. Read-write. Reset: 0000_0000h.	
	<b>Description</b> : Mapped by the value in the IO Register Select Register to the designated indirect access register.	
	Technically a RW register however, the read/write capability is determined by the indirect access register	
	referenced by the IO Register Select Register.	

# IOAPICx00000010\_indirectaddressoffset00 (FCH::IOAPIC::ioapic\_id\_register)

Read-v	Read-write. Reset: 0000_0000h.	
Not us	Not used in XAPIC PCI bus delivery mode.	
	_aliasHOST; IOAPICx00000010_indirectaddressoffset00; IOAPIC=FEC0_0000h;	
DataPort	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	id. Read-write. Reset: 00h. IOAPIC device ID for APIC serial bus delivery mode	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset01 (FCH::IOAPIC::ioxapic\_version\_register)

Read-only. Reset: 0017_8021h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset01; IOAPIC=FEC0_0000h;	
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits Description	
31:24 Reserved.	

23:16	max_redirection_entries. Read-only. Reset: 17h. 24 entries [23:0]
15	prq. Read-only. Reset: 1. IRQ pin assertion supported
14:8	Reserved.
7:0	version. Read-only. Reset: 21h. PCI 2.2 compliant

# IOAPICx00000010\_indirectaddressoffset02 (FCH::IOAPIC::ioapic\_arbitration\_register)

Read-only	Read-only. Reset: 0000_0000h.	
Not used i	Not used in XAPIC PCI bus delivery mode.	
	_aliasHOST; IOAPICx00000010_indirectaddressoffset02; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits Des	escription	
31:28 Res	eserved.	
27:24 art	bitration_id. Read-only. Reset: 0h. Arbitration ID for APIC serial bus delivery mode	
23:0 Res	eserved.	

IOAP	ICx00000010_indirectaddressoffset10 (FCH::IOAPIC::redirection_table_entry_0_low_32bit)		
Read-	write. Reset: 0001_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset10; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
	Description		
31:17	Reserved.		
16	mask. Read-write. Reset: 1.		
	<b>Description</b> : Masks the interrupt injection at the input of this device.		
	Write 0 to unmask		
15	trigger_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Edge		
	1: Level		
14	remote_irr. Read-write. Reset: 0.		
	<b>Description</b> : Read Only.		
	Used for level triggered interrupts only.		
	Set when interrupt message delivered.		
	Cleared by EOI special cycle transaction or write to EOI register		
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>		
	Description: 0: High		
	1: Low		
12	delivery_status. Read-write. Reset: 0.		
	<b>Description</b> : Read Only		
	0: Idle		
	1: Send Pending		
11	destination_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Physical		
	1: Logical		
10:8	delivery_mode. Read-write. Reset: 0h.		
	<b>Description</b> : 000: Fixed		
	001: Lowest Priority		
	010: SMI/PMI		
	011: Reserved		
	100: NMI		
	101: INIT		
	110: Reserved		
	111: ExtINT		
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input		

7:0

IOAPICx00000010_indirectaddressoffset11 (FCH::IOAPIC::redirection_table_entry_0_high_32bit)		
Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset11; IOAPIC=FEC0_0000h;		
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits Description		
31:24 <b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message		

### 23:0 Reserved. IOAPICx00000010\_indirectaddressoffset12 (FCH::IOAPIC::redirection\_table\_entry\_1\_low\_32bit) Read-write. Reset: 0001 0000h. \_aliasHOST; IOAPICx00000010\_indirectaddressoffset12; IOAPIC=FEC0\_0000h; DataPortWrite=FCH::IOAPIC::IO REGISTER SELECT REGISTER[indirect address offset] Bits | Description 31:17 Reserved. 16 mask. Read-write. Reset: 1. **Description**: Masks the interrupt injection at the input of this device. Write 0 to unmask 15 trigger mode. Read-write. Reset: 0. **Description**: 0: Edge 1: Level remote irr. Read-write. Reset: 0. 14 **Description**: Read Only. Used for level triggered interrupts only. Set when interrupt message delivered. Cleared by EOI special cycle transaction or write to EOI register 13 interrupt\_pin\_polarity. Read-write. Reset: 0. **Description**: 0: High 1: Low 12 delivery\_status. Read-write. Reset: 0. **Description**: Read Only 0: Idle 1: Send Pending destination\_mode. Read-write. Reset: 0. 11 **Description**: 0: Physical 1: Logical 10:8 **delivery\_mode**. Read-write. Reset: 0h. **Description**: 000: Fixed 001: Lowest Priority 010: SMI/PMI 011: Reserved 100: NMI 101: INIT 110: Reserved 111: ExtINT

# IOAPICx00000010\_indirectaddressoffset13 (FCH::IOAPIC::redirection\_table\_entry\_1\_high\_32bit) Read-write. Reset: 0000\_0000h. \_aliasHOST; IOAPICx00000010\_indirectaddressoffset13; IOAPIC=FEC0\_0000h; DataPortWrite=FCH::IOAPIC::IO\_REGISTER\_SELECT\_REGISTER[indirect\_address\_offset] Bits Description

**vector**. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

31:24 **destination\_id**. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message

23:0 Reserved.

IOAI	10AP1Cx00000010_indirectaddressonset14 (FCH.:10AP1C::redirection_table_entry_2_tow_52bit)		
1	Read-write. Reset: 0001_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset14; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]			
Bits	Description		
31:17	Reserved.		
16	mask. Read-write. Reset: 1.		
	<b>Description</b> : Masks the interrupt injection at the input of this device.		
	Write 0 to unmask		
15	trigger_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Edge		
	1: Level		
14	remote_irr. Read-write. Reset: 0.		
	<b>Description</b> : Read Only.		
	Used for level triggered interrupts only.		
	Set when interrupt message delivered.		
42	Cleared by EOI special cycle transaction or write to EOI register		
13	interrupt_pin_polarity. Read-write. Reset: 0.		
	<b>Description</b> : 0: High 1: Low		
12			
12	delivery_status. Read-write. Reset: 0.		
	<b>Description</b> : Read Only 0: Idle		
	1: Send Pending		
11	destination_mode. Read-write. Reset: 0.		
11	Description: 0: Physical		
	1: Logical		
10:8	delivery_mode. Read-write. Reset: 0h.		
	Description: 000: Fixed		
	001: Lowest Priority		
	010: SMI/PMI		
	011: Reserved		
	100: NMI		
	101: INIT		
	110: Reserved		
7.0	111: ExtINT		
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input		

# IOAPICx00000010\_indirectaddressoffset15 (FCH::IOAPIC::redirection\_table\_entry\_2\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset15; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset16 (FCH::IOAPIC::redirection\_table\_entry\_3\_low\_32bit)

Read-write. Reset: 0001_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset16; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO REGISTER SELECT REGISTER[indirect address offset]	
Bits Description	

31:17	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	Description: 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
7.0	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset17 (FCH::IOAPIC::redirection\_table\_entry\_3\_high\_32bit)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset17; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset18 (FCH::IOAPIC::redirection\_table\_entry\_4\_low\_32bit)

Read-write. Reset: 0001_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset18; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Bits Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	

	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	1: Logical delivery_mode. Read-write. Reset: 0h.
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed 001: Lowest Priority
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT  110: Reserved
7:0	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT

# IOAPICx00000010\_indirectaddressoffset19 (FCH::IOAPIC::redirection\_table\_entry\_4\_high\_32bit)

	10.00000010_more_energy (1 011010111 10011001011_more_energy_1_1_m8.1_01000)	
Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	OST; IOAPICx00000010_indirectaddressoffset19; IOAPIC=FEC0_0000h;	
DataPor	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# $IOAPICx00000010\_indirect address off set 1A \ (FCH::IOAPIC::redirection\_table\_entry\_5\_low\_32 bit)$

	,	
Read-	Read-write. Reset: 0001_0000h.	
	_aliasHOST; IOAPICx00000010_indirectaddressoffset1A; IOAPIC=FEC0_0000h;	
DataPort	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered.	
	Cleared by EOI special cycle transaction or write to EOI register	

13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset1B (FCH::IOAPIC::redirection\_table\_entry\_5\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset1B; IOAPIC=FEC0_0000h;		
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset1C (FCH::IOAPIC::redirection\_table\_entry\_6\_low\_32bit)

10111	10x00000010_man cetadaressonseere (1 01110/m 10realrection_table_chary_0_10w_520te)
	write. Reset: 0001_0000h.
	OST; IOAPICx00000010_indirectaddressoffset1C; IOAPIC=FEC0_0000h;  Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]
Bits	Description
31:17	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle

	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset1D (FCH::IOAPIC::redirection\_table\_entry\_6\_high\_32bit)

Read-	write. Reset: 0000_0000h.	
_aliasHC	OST; IOAPICx00000010_indirectaddressoffset1D; IOAPIC=FEC0_0000h;	
DataPort	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Bits Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset1E (FCH::IOAPIC::redirection\_table\_entry\_7\_low\_32bit)

10111	TGX00000010_IndirectaturessonsettE (TG1110A1 TGTeurrection_table_entry_7_10w_52bit)
	write. Reset: 0001_0000h.
	OST; IOAPICx00000010_indirectaddressoffset1E; IOAPIC=FEC0_0000h;  Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]
	Description
31:17	
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	Description: 0: High
4.0	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
11	1: Send Pending  destination_mode. Read-write. Reset: 0.
11	_
	<b>Description</b> : 0: Physical 1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
10.0	Description: 000: Fixed
	Description, 000, Fixed

	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset1F (FCH::IOAPIC::redirection\_table\_entry\_7\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHC	OST; IOAPICx00000010_indirectaddressoffset1F; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Bits Description	
	1	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	

IOAP	ICx00000010_indirectaddressoffset20 (FCH::IOAPIC::redirection_table_entry_8_low_32bit)
Read-	write. Reset: 0001_0000h.
	OST; IOAPICx00000010_indirectaddressoffset20; IOAPIC=FEC0_0000h; Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]
	Description
	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	Description: 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
10	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	Description: 0: High
10	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only 0: Idle
	1: Send Pending
11	destination mode. Read-write. Reset: 0.
11	Description: 0: Physical
	1: Logical
10:8	· ·
	Description: 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved

		111: ExtINT
7	<b>':</b> 0	vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset21 (FCH::IOAPIC::redirection\_table\_entry\_8\_high\_32bit)

10111	10xvvvvvi _man cettaaressonsetzi (1 cii10/11 101etti etton_taste_entry_o_mgn_bzste)	
Read-v	write. Reset: 0000_0000h.	
_aliasHC	OST; IOAPICx00000010_indirectaddressoffset21; IOAPIC=FEC0_0000h;	
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Bits Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010 indirectaddressoffset22 (FCH::IOAPIC::redirection table entry 9 low 32bit)

IUAP	ICx00000010_indirectaddressoftset22 (FCH::IOAPIC::redirection_table_entry_9_low_32bit)		
	Read-write. Reset: 0001_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset22; IOAPIC=FEC0_0000h;			
	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]  Description		
	Reserved.		
16	mask. Read-write. Reset: 1.		
	<b>Description</b> : Masks the interrupt injection at the input of this device.		
4.5	Write 0 to unmask		
15	trigger_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Edge		
	1: Level		
14	remote_irr. Read-write. Reset: 0.		
	<b>Description</b> : Read Only.		
	Used for level triggered interrupts only.		
	Set when interrupt message delivered.		
	Cleared by EOI special cycle transaction or write to EOI register		
13	interrupt_pin_polarity. Read-write. Reset: 0.		
	<b>Description</b> : 0: High		
	1: Low		
12	delivery_status. Read-write. Reset: 0.		
	<b>Description</b> : Read Only		
	0: Idle		
	1: Send Pending		
11	destination_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Physical		
	1: Logical		
10:8	delivery_mode. Read-write. Reset: 0h.		
	<b>Description</b> : 000: Fixed		
	001: Lowest Priority		
	010: SMI/PMI		
	011: Reserved		
	100: NMI		
	101: INIT		
	110: Reserved		
	111: ExtINT		
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input		

# IOAPICx00000010\_indirectaddressoffset23 (FCH::IOAPIC::redirection\_table\_entry\_9\_high\_32bit)

Read-write. Reset: 0000_0000h.
_aliasHOST; IOAPICx00000010_indirectaddressoffset23; IOAPIC=FEC0_0000h;
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]

Bits	Description
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message
23:0	Reserved.

25.0	Reserveu.	
IOAP	ICx00000010_indirectaddressoffset24 (FCH::IOAPIC::redirection_table_entry_10_low_32bit)	
Read-write. Reset: 0001_0000h.		
	OST; IOAPICx00000010_indirectaddressoffset24; IOAPIC=FEC0_0000h; Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered.	
	Cleared by EOI special cycle transaction or write to EOI register	
13	interrupt_pin_polarity. Read-write. Reset: 0.	
	<b>Description</b> : 0: High	
10	1: Low	
12	delivery_status. Read-write. Reset: 0.	
	<b>Description</b> : Read Only	
	0: Idle	
11	1: Send Pending	
11	destination_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Physical	
10:8	1: Logical delivery_mode. Read-write. Reset: 0h.	
10.0	Description: 000: Fixed	
	001: Lowest Priority	
	010: SMI/PMI	
	011: Reserved	
	100: NMI	
	101: INIT	
	110: Reserved	
	111: ExtINT	

# IOAPICx00000010\_indirectaddressoffset25 (FCH::IOAPIC::redirection\_table\_entry\_10\_high\_32bit)

**vector**. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

Read-write. Reset: 0000_0000h.			
_aliasHOST; IOAPICx00000010_indirectaddressoffset25; IOAPIC=FEC0_0000h;			
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Description		
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message		
22.0	Reserved.		

# IOAPICx00000010\_indirectaddressoffset26 (FCH::IOAPIC::redirection\_table\_entry\_11\_low\_32bit)

Read-write. Reset: 0001\_0000h.

7:0

	_aliasHOST; IOAPICx00000010_indirectaddressoffset26; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered. Cleared by EOI special cycle transaction or write to EOI register	
13	interrupt_pin_polarity. Read-write. Reset: 0.	
13	Description: 0: High	
	1: Low	
12	delivery_status. Read-write. Reset: 0.	
	<b>Description</b> : Read Only	
	0: Idle	
	1: Send Pending	
11	destination_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Physical	
	1: Logical	
10:8	delivery_mode. Read-write. Reset: 0h.	
	<b>Description</b> : 000: Fixed	
	001: Lowest Priority	
	010: SMI/PMI	
	011: Reserved 100: NMI	
	100: NMI 101: INIT	
	110: Reserved	
	111: ExtINT	
7:0	vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input	

# IOAPICx00000010\_indirectaddressoffset27 (FCH::IOAPIC::redirection\_table\_entry\_11\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset27; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
	2001-1-01	
	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	

# IOAPICx00000010\_indirectaddressoffset28 (FCH::IOAPIC::redirection\_table\_entry\_12\_low\_32bit)

Read-	Read-write. Reset: 0001_0000h.	
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset28; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	

	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	Description: 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset29 (FCH::IOAPIC::redirection\_table\_entry\_12\_high\_32bit)

Read-write. Reset: 0000_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset29; IOAPIC=FEC0_0000h;	
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message
23:0	Reserved.

# IOAPICx00000010\_indirectaddressoffset2A (FCH::IOAPIC::redirection\_table\_entry\_13\_low\_32bit)

Read-write. Reset: 0001_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset2A; IOAPIC=FEC0_0000h;	
DataPort	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	

	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset2B (FCH::IOAPIC::redirection\_table\_entry\_13\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset2B; IOAPIC=FEC0_0000h;		
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits Description		
31:24 <b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message		
23:0 Reserved.		

# IOAPICx00000010\_indirectaddressoffset2C (FCH::IOAPIC::redirection\_table\_entry\_14\_low\_32bit)

Read-	Read-write. Reset: 0001_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset2C; IOAPIC=FEC0_0000h;			
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Description		
31:17	Reserved.		
16	mask. Read-write. Reset: 1.		
	<b>Description</b> : Masks the interrupt injection at the input of this device.		
	Write 0 to unmask		
15	trigger_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Edge		
	1: Level		
14	remote_irr. Read-write. Reset: 0.		
	<b>Description</b> : Read Only.		
	Used for level triggered interrupts only.		
	Set when interrupt message delivered.		
	Cleared by EOI special cycle transaction or write to EOI register		
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>		
	<b>Description</b> : 0: High		
	1: Low		

12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset2D (FCH::IOAPIC::redirection\_table\_entry\_14\_high\_32bit)

Read-write. Reset: 0000_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset2D; IOAPIC=FEC0_0000h;	
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message
23:0	Reserved.

# IOAPICx00000010\_indirectaddressoffset2E (FCH::IOAPIC::redirection\_table\_entry\_15\_low\_32bit)

Read-	Read-write. Reset: 0001_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset2E; IOAPIC=FEC0_0000h;		
Bits	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]  Description	
31:17	•	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered.	
	Cleared by EOI special cycle transaction or write to EOI register	
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>	
	<b>Description</b> : 0: High	
	1: Low	
12	delivery_status. Read-write. Reset: 0.	
	<b>Description</b> : Read Only	
	0: Idle	
	1: Send Pending	
11	destination_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Physical	

	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	vector. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset2F (FCH::IOAPIC::redirection\_table\_entry\_15\_high\_32bit)

	,	
Read-v	Read-write. Reset: 0000_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset2F; IOAPIC=FEC0_0000h;		
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010 indirectaddressoffset30 (FCH::IOAPIC::redirection table entry 16 low 32bit)

IOAP	ICx00000010_indirectaddressoffset30 (FCH::IOAPIC::redirection_table_entry_16_low_32bit)	
1	Read-write. Reset: 0001_0000h.	
	OST; IOAPICx00000010_indirectaddressoffset30; IOAPIC=FEC0_0000h;	
	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]  Description	
	Reserved.	
16	mask. Read-write. Reset: 1.	
10	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	remote_irr. Read-write. Reset: 0.	
	Description: Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered.	
	Cleared by EOI special cycle transaction or write to EOI register	
13	interrupt_pin_polarity. Read-write. Reset: 0.	
	<b>Description</b> : 0: High	
	1: Low	
12	delivery_status. Read-write. Reset: 0.	
	<b>Description</b> : Read Only	
	0: Idle 1: Send Pending	
11	destination mode. Read-write. Reset: 0.	
11	<b>Description</b> : 0: Physical	
	1: Logical	
10:8	delivery_mode. Read-write. Reset: 0h.	
10.0	<b>Description</b> : 000: Fixed	
	001: Lowest Priority	
	010: SMI/PMI	
	011: Reserved	

	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset31 (FCH::IOAPIC::redirection\_table\_entry\_16\_high\_32bit)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset31; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	

IOAP	ICx00000010_indirectaddressoffset32 (FCH::IOAPIC::redirection_table_entry_17_low_32bit)
Read-	write. Reset: 0001 0000h.
	OST; IOAPICx00000010_indirectaddressoffset32; IOAPIC=FEC0_0000h; Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]
	Description
31:17	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

### 23:0 Reserved. IOAPICx00000010\_indirectaddressoffset34 (FCH::IOAPIC::redirection\_table\_entry\_18\_low\_32bit) Read-write. Reset: 0001 0000h. \_aliasHOST; IOAPICx00000010\_indirectaddressoffset34; IOAPIC=FEC0\_0000h; DataPortWrite=FCH::IOAPIC::IO REGISTER SELECT REGISTER[indirect address offset] Bits | Description 31:17 Reserved. 16 mask. Read-write. Reset: 1. **Description**: Masks the interrupt injection at the input of this device. Write 0 to unmask 15 trigger mode. Read-write. Reset: 0. **Description**: 0: Edge 1: Level remote irr. Read-write. Reset: 0. 14 **Description**: Read Only. Used for level triggered interrupts only. Set when interrupt message delivered. Cleared by EOI special cycle transaction or write to EOI register 13 interrupt\_pin\_polarity. Read-write. Reset: 0. **Description**: 0: High 1: Low 12 **delivery\_status**. Read-write. Reset: 0. **Description**: Read Only 0: Idle 1: Send Pending destination\_mode. Read-write. Reset: 0. 11 **Description**: 0: Physical 1: Logical 10:8 **delivery\_mode**. Read-write. Reset: 0h. **Description**: 000: Fixed 001: Lowest Priority 010: SMI/PMI 011: Reserved 100: NMI 101: INIT 110: Reserved 111: ExtINT 7:0 **vector**. Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset35 (FCH::IOAPIC::redirection\_table\_entry\_18\_high\_32bit) Read-write. Reset: 0000\_0000h. \_aliasHOST; IOAPICx00000010\_indirectaddressoffset35; IOAPIC=FEC0\_0000h;

DataPortWrite=FCH::IOAPIC::IO REGISTER SELECT REGISTER[indirect address offset]

Bits   Description
--------------------

31:24 **destination\_id**. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message

23:0 Reserved.

# IOAPICx00000010\_indirectaddressoffset36 (FCH::IOAPIC::redirection\_table\_entry\_19\_low\_32bit)

IUAF	1Cx00000010_mdirectaddressonset50 (FCH::1OAP1C::1edfrection_table_entry_19_10w_52bit)
Read-write. Reset: 0001_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset36; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
	Description
	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
- 10	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	<b>Description</b> : 0: High
10	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only 0: Idle
	1: Send Pending
11	destination mode. Read-write. Reset: 0.
11	Description: 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
<b>-</b> -	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset37 (FCH::IOAPIC::redirection\_table\_entry\_19\_high\_32bit)

Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset37; IOAPIC=FEC0_0000h;		
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

# IOAPICx00000010\_indirectaddressoffset38 (FCH::IOAPIC::redirection\_table\_entry\_20\_low\_32bit)

Read-write. Reset: 0001_0000h.	
_aliasHOST; IOAPICx00000010_indirectaddressoffset38; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits Description	

31:17	Reserved.
16	mask. Read-write. Reset: 1.
	<b>Description</b> : Masks the interrupt injection at the input of this device.
	Write 0 to unmask
15	trigger_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Edge
	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	interrupt_pin_polarity. Read-write. Reset: 0.
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
7.0	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset39 (FCH::IOAPIC::redirection\_table\_entry\_20\_high\_32bit)

_		
Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset39; IOAPIC=FEC0_0000h;		
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23.0	Reserved	

# IOAPICx00000010\_indirectaddressoffset3A (FCH::IOAPIC::redirection\_table\_entry\_21\_low\_32bit)

Read-write. Reset: 0001_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset3A; IOAPIC=FEC0_0000h;	
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	15 <b>trigger_mode</b> . Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	

	1: Level
14	remote_irr. Read-write. Reset: 0.
	<b>Description</b> : Read Only.
	Used for level triggered interrupts only.
	Set when interrupt message delivered.
	Cleared by EOI special cycle transaction or write to EOI register
13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	1: Logical delivery_mode. Read-write. Reset: 0h.
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed 001: Lowest Priority
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT
10:8	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT  110: Reserved
7:0	1: Logical  delivery_mode. Read-write. Reset: 0h.  Description: 000: Fixed  001: Lowest Priority  010: SMI/PMI  011: Reserved  100: NMI  101: INIT

# IOAPICx00000010\_indirectaddressoffset3B (FCH::IOAPIC::redirection\_table\_entry\_21\_high\_32bit)

	1000000010_manteettatat essonsets2 (1 0110111 100010tata eetton_tatate_entity_11_mgn_o1000)		
Read-	Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; IOAPICx00000010_indirectaddressoffset3B; IOAPIC=FEC0_0000h;		
DataPort	DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Description		
31:24	<b>destination_id</b> . Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message		
23:0	Reserved.		

# IOAPICx00000010\_indirectaddressoffset3C (FCH::IOAPIC::redirection\_table\_entry\_22\_low\_32bit)

Read-	Read-write. Reset: 0001_0000h.	
	_aliasHOST; IOAPICx00000010_indirectaddressoffset3C; IOAPIC=FEC0_0000h;	
	Write=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]	
Bits	Description	
31:17	Reserved.	
16	mask. Read-write. Reset: 1.	
	<b>Description</b> : Masks the interrupt injection at the input of this device.	
	Write 0 to unmask	
15	trigger_mode. Read-write. Reset: 0.	
	<b>Description</b> : 0: Edge	
	1: Level	
14	14 <b>remote_irr</b> . Read-write. Reset: 0.	
	<b>Description</b> : Read Only.	
	Used for level triggered interrupts only.	
	Set when interrupt message delivered.	
	Cleared by EOI special cycle transaction or write to EOI register	

13	<pre>interrupt_pin_polarity. Read-write. Reset: 0.</pre>
	<b>Description</b> : 0: High
	1: Low
12	delivery_status. Read-write. Reset: 0.
	<b>Description</b> : Read Only
	0: Idle
	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset3D (FCH::IOAPIC::redirection\_table\_entry\_22\_high\_32bit)

Read-	Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset3D; IOAPIC=FEC0_0000h;			
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]			
Bits	Description		
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message		
23:0	Reserved.		

# IOAPICx00000010\_indirectaddressoffset3E (FCH::IOAPIC::redirection\_table\_entry\_23\_low\_32bit)

10111	10.00000010_man cettada essonsetisz (1 elimion in 1em cancettom_taste_emity_10.10 m_solot)		
	Read-write. Reset: 0001_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset3E; IOAPIC=FEC0_0000h; DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]			
Bits	Description		
31:17	•		
16	mask. Read-write. Reset: 1.		
	<b>Description</b> : Masks the interrupt injection at the input of this device.		
	Write 0 to unmask		
15	trigger_mode. Read-write. Reset: 0.		
	<b>Description</b> : 0: Edge		
	1: Level		
14	remote_irr. Read-write. Reset: 0.		
	<b>Description</b> : Read Only.		
	Used for level triggered interrupts only.		
	Set when interrupt message delivered.		
	Cleared by EOI special cycle transaction or write to EOI register		
13	interrupt_pin_polarity. Read-write. Reset: 0.		
	<b>Description</b> : 0: High		
10	1: Low		
12	delivery_status. Read-write. Reset: 0.		
	<b>Description</b> : Read Only		
	0: Idle		

	1: Send Pending
11	destination_mode. Read-write. Reset: 0.
	<b>Description</b> : 0: Physical
	1: Logical
10:8	delivery_mode. Read-write. Reset: 0h.
	<b>Description</b> : 000: Fixed
	001: Lowest Priority
	010: SMI/PMI
	011: Reserved
	100: NMI
	101: INIT
	110: Reserved
	111: ExtINT
7:0	<b>vector</b> . Read-write. Reset: 00h. Interrupt vector associated with this interrupt input

# IOAPICx00000010\_indirectaddressoffset3F (FCH::IOAPIC::redirection\_table\_entry\_23\_high\_32bit)

10/11 10/200000010_munrectuduressonsets1 (1 01110/11 101eurrection_tuble_chtty_25_mgn_52bit)		
Read-write. Reset: 0000_0000h.		
_aliasHOST; IOAPICx00000010_indirectaddressoffset3F; IOAPIC=FEC0_0000h;		
DataPortWrite=FCH::IOAPIC::IO_REGISTER_SELECT_REGISTER[indirect_address_offset]		
Bits	Description	
31:24	destination_id. Read-write. Reset: 00h. Bits [19:12] of the address field of the interrupt message	
23:0	Reserved.	

### IOAPICx00000020 (FCH::IOAPIC::irq\_pin\_assertion\_register)

Read-write. Reset: 0000_0000h.			
Write to this register will trigger an interrupt associated with the redirection table entry referenced by the IRQ number.			
Currently the redirection table has 24 entries. Write with IRQ number greater than 17H has no effect.			
_aliasHOST; IOAPICx00000020; IOAPIC=FEC0_0000h			
Bits Description			
31:8 Reserved.			

# IOAPICx00000040 (FCH::IOAPIC::eoi\_register)

Write-only. Reset: 0000\_0000h.

Write to this register will clear the remote IRR bit in the redirection table entry found matching the interrupt vector. This provides an alternate mechanism other than PCI special cycle for EOI to reach IOXAPIC.

\_aliasHOST; IOAPICx00000040; IOAPIC=FEC0\_0000h

dlidsHO31, IOAFIC.x00000040, IOAFIC=FEC0_0000li	
Bits	Description
31:8	Reserved.
7:0	<b>vector</b> . Write-only. Reset: 00h. Interrupt vector

### 7.2.2 Shadow System Counter

### 7.2.2.1 Functional Description

Shadow System Counter registers are accessed by memory mapped IOs, and they range from "AcpiMMioAddr" + 0x1100 to "AcpiMMioAddr" + 0x11FF. The base address "AcpiMMioAddr" is fixed at "FED8\_0000."

All registers in Shadow System Counter Register block are reset by the following conditions:

**input\_irq**. Read-write. Reset: 00h. IRQ number for the requested interrupt

1. Resume Reset: This reset is asserted in G3 state, and deasserted during G3 to S5 transition

- 2. System Reset: From system reset button
- 3. S0 Reset events: Some events that happen in S0 state, such as CF9 and Keyboard Reset

#### 7.2.2.2 Registers

SSCx00000000 (FCH::SSC::shdwsyscnt_l)		
Read-write. Reset: 0000_0000h.		
_aliasHOST; SSCx00000000; SSC=FED8_1100h		
Bits Description		
31:0 <b>shdwsyscnt</b> I. Read-write. Reset: 0000 0000h. Lower 32-bits of the Shadow ARM System Counter.		

#### SSCx00000004 (FCH::SSC::shdwsyscnt\_h)

Read-write. Reset: 0000\_0000h.

SW should read ShdwSysCnt\_L first then read this register to ensure the value of ShdwSysCnt\_L and ShdwSysCnt\_H are consistent.

\_aliasHOST; SSCx00000004; SSC=FED8\_1100h

Bits   Descriptio	n
-------------------	---

31:0 **shdwsyscnt\_h**. Read-write. Reset: 0000\_0000h. Upper 32-bits of the Shadow ARM System Counter.

### SSCx00000008 (FCH::SSC::shdwsysalarm\_l)

Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; SSCx00000008; SSC=FED8_1100h	
Bits	Description	
31:0	shdwsysalarm_l. Read-write. Reset: 0000_0000h. Lower 32-bits of the Shadow ARM System Alarm.	

### SSCx0000000C (FCH::SSC::shdwsysalarm\_h)

	·
Read-write. Reset: 0000_0000h.	
_aliasHOST; SSCx0000000C; SSC=FED8_1100h	
Bits	Description
31:0	<b>shdwsysalarm_h</b> . Read-write. Reset: 0000_0000h. Upper 32-bits of the Shadow ARM System Alarm.

# SSCx00000010 (FCH::SSC::shdwsysctrl)

SSCx00000010 (FCH::SSC::shdwsysctrl)			
Read-	Read-write. Reset: 0000_0000h.		
_aliasH0	OST; SSCx00000010; SSC=FED8_1100h		
Bits	Description		
31:4	Reserved.		
3	cnt48m100mrun. Read-write. Reset: 0.		
	<b>Description</b> : 0: 48MHz counter to measure 100MHz SSC is stopped.		
	1: 48MHz counter to measure 100MHz SSC is running		
2	shdwsyscnttesten. Read-write. Reset: 0.		
	<b>Description</b> : 0: Normal function mode		
	1: Simulation mode. In this simulation mode, the counter increment during sleep mode is decreased and RtcClk		
	has to be 3.23369MHz.		
1	shdwsyscntalarmen. Read-write. Reset: 0.		
	<b>Description</b> : Read/Write.		
	0: ShdwSysAlarm is disabled.		
	1: ShdwSysAlarm is enabled, only valid when ShdwSysCntRun is 1.		
0	shdwsyscntrun. Read-write. Reset: 0.		
	<b>Description</b> : 0: ShdwSysCnt is stopped. Note that it is simply stopped, not reset.		
	1: ShdwSvsCnt is running.		

SSCx00000014 (FCH::SSC::shdwsyssts)	
Read-write,Read,Write-1-to-clear. Reset: 0000_0000h.	
_aliasHOST; SSCx00000014; SSC=FED8_1100h	
Bits	Description
31:1	Reserved.
0	shdwsysalarmsts. Read-write,Read,Write-1-to-clear. Reset: 0. HW set this bit to 1 when shadow system counter

# SSCx00000018 (FCH::SSC::shdwrtctimer)

alarm fires, SW write 1 to clear this bit.

Read-	Read-only. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; SSCx00000018; SSC=FED8_1100h	
Bits	Description	
31:0	shdwrtctmr. Read-only. Reset: 0000_0000h.	
	<b>Description</b> : Shadow registers of SecureRtcTimer in secure register block.	
	Read only	

# SSCx00000020 (FCH::SSC::num100mtickwithin1ms)

Read-only. Reset: 0000_0000h.		
_aliasH0	_aliasHOST; SSCx00000020; SSC=FED8_1100h	
Bits	Description	
31:22	Reserved.	
21:0	num100mtickwithin1ms. Read-only. Reset: 00_0000h.	
	<b>Description</b> : value of Num100MtickWithin1Ms.	
	Num100MtickWithin1Ms contains the number of ticks running at	
	100M Ref Clk within 1ms	
	<_period defined by Cnt48Mperiod at addr = 0x28_>	

# SSCx00000028 (FCH::SSC::cnt48mperiod)

Read-v	Read-write. Reset: 0000_BB80h.	
_aliasHC	_aliasHOST; SSCx00000028; SSC=FED8_1100h	
Bits	Description	
31:20	Reserved.	
19:0	cnt48mperiod. Read-write. Reset: 0_BB80h.	
	<b>Description</b> : Define the period of 48MHz counter, 20-bit is used.	
	0xBB80= 48000, 48000/48M = 1.0ms	
	Max=0xFFFFF = 1048575, 1048575/48M = 21.845ms	

# SSCx00000030 (FCH::SSC::s0i3entrytime\_l)

Read-	Read-only. Reset: 0000_0000h.	
_aliasHOST; SSCx00000030; SSC=FED8_1100h		
Bits	Description	
31:0	s0i3entrytime_l. Read-only. Reset: 0000_0000h.	
	<b>Description</b> : Lower 32-bits of the S0I3 entry time. <_counted as 48M Clk_>	
	S0i3 entry time is measured when LDT_RSTB goes low	

# SSCx00000034 (FCH::SSC::s0i3entrytime\_h)

Read-	Read-only. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; SSCx00000034; SSC=FED8_1100h	
Bits	Description	
31:0	s0i3entrytime_h. Read-only. Reset: 0000_0000h.	
	<b>Description</b> : Upper 32-bits of the S0I3 entry time. <_counted as 48M Clk_>	
	S0i3 entry time is measured when LDT_RSTB goes low	

SSCx00000038 (FCH::SSC::s0i3exittime_l)	
Read-only. Reset: 0000_0000h.	
_aliasHC	OST; SSCx00000038; SSC=FED8_1100h
Bits	Description
31:0	s0i3exittime_l. Read-only. Reset: 0000_0000h.
	<b>Description</b> : Lower 32-bits of the S0I3 Exit time. <_counted as 48M Clk_>
	S0i3 exit time is measured when LDT_RSTB goes high

# SSCx0000003C (FCH::SSC::s0i3exittime\_h)

Read-only. Reset: 0000_0000h.			
_aliasHOST; SSCx0000003C; SSC=FED8_1100h			
Bits	Description		
31:0	s0i3exittime_h. Read-only. Reset: 0000_0000h.		
	<b>Description</b> : Upper 32-bits of the S0I3 Exit time. <_counted as 48M Clk_>		
	S0i3 exit time is measured when LDT_RSTB goes high		

# 7.2.3 ISA Bridge

# 7.2.3.1 Device 14h Function 3 (LPC Bridge) Configuration Registers

D14F3x000 (FCH::LPCPCICFG::vendor_id)					
	Read-only. Reset: 1022h.				
	_aliasHOST; D14F3x000				
	Bits	Bits Description			
	15:0	<b>vendor_id</b> . Read-only. Reset: 1022h. Vendor Identifier. The vendor ID is 0x1022. This is the former ATI vendor			
		ID which is now owned by AMD. AMD officially has two vendor IDs			

# D14F3x002 (FCH::LPCPCICFG::device\_id)

Read-only. Reset: 790Eh.				
_aliasHOST; D14F3x002				
Bits	its Description			
15:0	15:0 <b>device_id</b> . Read-only. Reset: 790Eh. Device Identifier. This 16-bit field is assigned by the device manufacturer			
	and identifies the type of device. The device ID is selected by internal e-fuses.			

# D14F3x004 (FCH::LPCPCICFG::command)

Read-v	Read-write. Reset: 000Fh.		
Comm	Command Register: The PCI specification defines this register to control a PCI device's ability to generate and respond		
to PCI	to PCI cycles. Writes to this register, except bit 6, have no effect. Bits[3:0]=0fh and are read-only.		
_aliasHO	ST; D14F3x004		
Bits	Description		
15:10	Reserved.		
9	fast_back_to_back_enable. Read-write. Reset: 0. Fast Back-to-back Enable. The SB only acts as a master to a		
	single device, so this functionality is not needed. This bit is always 0.		
8	<b>serr_enable</b> . Read-write. Reset: 0. SERR# Enable. If set to 1, the SB asserts SERR# when it detects an address		
	parity error. SERR# is not asserted if this bit is 0.		
7	<b>stepping_control</b> . Read-write. Reset: 0. Wait Cycle Enable. The SB does not need to insert a wait state between		
	the address and data on the AD lines. This bit is always 0.		
6	<pre>parity_error_response. Read-write. Reset: 0. PERR# &lt;_Response_&gt; Detection Enable bit. If set to 1, The SB</pre>		
	asserts PERR# when it is the agent receiving data AND it detects a parity error. PERR# is not asserted if this bit is		
	0.		

5	<b>vga_palette_snoop</b> . Read-write. Reset: 0. VGA Palette Snoop Enable. The SB <_Southbridge_> does not need to					
	snoop VGA palette cycles. This bit is always 0.					
4	memory_write_and_invalidate_enable. Read-write. Reset: 0. Memory Write and Invalidate Enable. Not					
implemented. This bit is always 0.						
3	<b>special_cycles</b> . Read-write. Reset: 1. Special Cycle Recognition Enable. This feature is not implemented and this					
	bit is always 1.					
2	bus_master. Read-write. Reset: 1.					
	<b>Description</b> : Bus Master Enable.					
	1: Enable					
	0: Disable.					
1	<b>memory_space</b> . Read-write. Reset: 1. Memory Access Enable. This function is not implemented. This bit is					
	always 1.					
0	<b>io_space</b> . Read-write. Reset: 1. I/O Access Enable. This bit controls access to the I/O space registers. When this					
	bit is 1, it enables access to the legacy IDE ports, and PCI bus master IDE I/O registers are enabled.					

# D14F3x006 (FCH::LPCPCICFG::status)

Read-write. Reset: 0220h.

Status Register: The PCI specification defines this register to record status information for PCI related events. This is a read/write register. However, writes can only reset bits. A bit is reset when the register is written and the data in the corresponding bit location is a 1.

\_aliasHOST; D14F3x006

Bits	Description				
15	<b>detected_parity_error</b> . Read-write. Reset: 0. Detected Parity Error. This bit is set to 1 when the SB detects a				
	parity error.				
14	<b>signaled_system_error</b> . Read-write. Reset: 0. SERR# status. This bit is set to 1 when the SB detects a PCI				
	address parity error.				
13	<b>received_master_abort</b> . Read-write. Reset: 0. Received Master Abort Status. Set to 1 when the SB acts as a PCI				
	master and aborts a PCI bus memory cycle. Cleared by writing a 1 to this bit.				
12	<b>received_target_abort</b> . Read-write. Reset: 0. Received Target Abort. Set to 1 when an SB generated PCI cycle				
	<_the SB is the PCI master_> is aborted by a PCI target. Cleared by writing a 1 to it.				
11 <b>signaled_target_abort</b> . Read-write. Reset: 0. Signaled Target Abort. Read-only, Set to 1 when the S					
	Target Abort.				
10:9	device_select_timing. Read-write. Reset: 1h.				
	<b>Description</b> : DEVSEL# Timing. Read-only. Indicates DEVSEL# timing when performing a positive decode.				
	Since DEVSEL# is asserted to meet the medium timing, these bits are encoded as 01b.				
8	master_data_parity_error. Read-write. Reset: 0. Data Parity Reported. Set to 1 if the SB detects PERR#				
	asserted while acting as PCI master <_whether PERR# was driven by the SB or not>				
7:5	Reserved.				
4	<b>capabilities_list</b> . Read-write. Reset: 0. Read-only. When reg0x78[1] <_Msi On_> is 1, this bit reads 1 when				
	reg0x78[1] <_Msi On_> is 0, this bit reads 0.				
3:0	Reserved.				

# D14F3x008 (FCH::LPCPCICFG::revision\_id\_class\_code)

Read-only. Reset: 0601\_0051h.

Revision ID/Class Code Register: This read only register contains the device's revision information and generic function. Since SB is an ISA bridge, its assigned class code is 060100h.

_aliasHC	aliasHOST; D14F3x008			
Bits	Description			
31:8	:8 class_code. Read-only. Reset: 06_0100h. Class Code.			
7:0	<b>revision_id</b> . Read-only. Reset: 51h. These bits are hardwired to 11h to indicate the revision level of the chip			
	design.			

#### D14F3x00C (FCH::LPCPCICFG::cache\_line\_size)

Read-only. Reset: 00h.

Cache Line Size Register: This register specifies the system cache line size. This register is not implemented.

\_aliasHOST; D14F3x00C

Bits | Description

7:0 **cache\_line\_size**. Read-only. Reset: 00h. Cache Line Size.

#### D14F3x00D (FCH::LPCPCICFG::latency\_timer)

Read-only. Reset: 00h.

Latency Timer Register: This register specifies the value of the Latency Timer in units of PCICLKs.

aliasHOST; D14F3x00D

Bits Description

7:0 **latency\_timer**. Read-only. Reset: 00h. Latency Timer.

#### D14F3x00E (FCH::LPCPCICFG::header\_type)

Read-only. Reset: 80h.

Header Type Register: This register identifies the type of the predefined header in the configuration space. Since THE SB is a multifunction device, the most significant bit is set.

\_aliasHOST; D14F3x00E

Bits Description

7:0 **header\_type**. Read-only. Reset: 80h. Header Type.

#### D14F3x00F (FCH::LPCPCICFG::bist)

Read-only. Reset: 00h.

Built-in Self Test Register: This register is used for control and status for Built-in Self Test. LPC has no BIST modes.

\_aliasHOST; D14F3x00F

Bits Description

7:0 **bist**. Read-only. Reset: 00h. BIST.

#### D14F3x040 (FCH::LPCPCICFG::pci\_control)

Read-write. Reset: 1Ch.

\_aliasHOST; D14F3x040

# Bits Description

7 Reserved.

6 **ecsemaphore**. Read-write. Reset: 0.

**Description**: Read only.

1: SPI rom is locked by External EC.

0: SPI rom is not locked by External EC.

5 **biossemaphore**. Read-write. Reset: 0.

**Description**: This bit is writeable by Host to block EC Rom access.

1: SPI rom is locked by Host.

0: SPI rom is not locked by Host.

Wehnever the Host want to lock down Rom access then The host should keep writting the bit to 1 untill read back to 1

4 **extromsharingen**. Read-write. Reset: 1.

**Description**: 1: support Rom sharing in External mode.

0: disable Rom sharing in External mode.

3 **vwromsharingen**. Read-write. Reset: 1.

**Description**: 1: support Rom sharing in Virtual write mode.

0: disable Rom sharing in Virtual write mode.

legacy\_dma\_enable. Read-write. Reset: 1. Setting it to 1 enables LPC DMA cycle. Note: 32-bit DMA is not supported. Transfer size: Channels 0-3: 8 bits, channels 5-7: 16 bits.

1:0 Reserved.

# D14F3x044 (FCH::LPCPCICFG::io\_port\_decode\_enable)

Read-write. Reset: 0000\_0000h.

This register controls the decoding of parallel, serial, audio, MID, and MSS, FDC, game, KBC, ACPI micro-controller, & Ad-lib ports. Writing 1 to a bit enables the corresponding I/O range.

	_aliasHOST; D14F3x044				
31	ad_libport_enable. Read-write. Reset: 0. Port enable for Ad-Lib port, 388-389h				
30	acpi_micro_controller_port_enable. Read-write. Reset: 0. Port enable for ACPI Micro-Controller port, 62 &				
	66h				
29	kbcport_enable. Read-write. Reset: 0. Port enable for KBC port, 60 & 64h				
28	<b>gameport_enable</b> . Read-write. Reset: 0. Port enable for Game port, 200-20fh				
27	<b>fdcport_enable_1</b> . Read-write. Reset: 0. Port enable for FDC port, 370-377h				
26	<b>fdcport_enable_0</b> . Read-write. Reset: 0. Port enable for FDC port, 3f0-3f7h				
25	mss_port_enable_3. Read-write. Reset: 0. Port enable for MSS port, f40-f47h				
24	mss_port_enable_2. Read-write. Reset: 0. Port enable for MSS port, e80-e87h				
23	mss_port_enable_1. Read-write. Reset: 0. Port enable for MSS port, 604-60bh				
22	mss_port_enable_0. Read-write. Reset: 0. Port enable for MSS port, 530-537h				
21	midiport_enable_3. Read-write. Reset: 0. Port enable for MIDI port, 330-331h				
20	midiport_enable_2. Read-write. Reset: 0. Port enable for MIDI port, 320-321h				
19	midiport_enable_1. Read-write. Reset: 0. Port enable for MIDI port, 310-311h				
18	midiport_enable_0. Read-write. Reset: 0. Port enable for MIDI port, 300-301h				
17	audioport_enable_3. Read-write. Reset: 0. Port enable for audio port, 280-293h				
16	audioport_enable_2. Read-write. Reset: 0. Port enable for audio port, 260-273h				
15	audioport_enable_1. Read-write. Reset: 0. Port enable for audio port, 240-253h				
<b>audioport_enable_0</b> . Read-write. Reset: 0. Port enable for audio port, 230-233h <_range 220-22fh needs to					
	enabled using bits 0 and 1_>				
13	serialport_enable_7. Read-write. Reset: 0. Port enable for serial port, 3e8-3efh				
12	serialport_enable_6. Read-write. Reset: 0. Port enable for serial port, 338-33fh				
11	serialport_enable_5. Read-write. Reset: 0. Port enable for serial port, 2e8-2efh				
10	serialport_enable_4. Read-write. Reset: 0. Port enable for serial port, 238-23fh				
9	serialport_enable_3. Read-write. Reset: 0. Port enable for serial port, 228-22fh				
8	serialport_enable_2. Read-write. Reset: 0. Port enable for serial port, 220-227h				
7	serialport_enable_1. Read-write. Reset: 0. Port enable for serial port, 2f8-2ffh				
6	serialport_enable_0. Read-write. Reset: 0. Port enable for serial port, 3f8-3ffh				
5	<pre>parallelport_enable_5. Read-write. Reset: 0. Port enable for parallel port, 7bc-7bfh</pre>				
4	<pre>parallelport_enable_4. Read-write. Reset: 0. Port enable for parallel port, 3bc-3bfh</pre>				
3	<pre>parallelport_enable_3. Read-write. Reset: 0. Port enable for parallel port, 678-67fh</pre>				
2	<pre>parallelport_enable_2. Read-write. Reset: 0. Port enable for parallel port, 278-27fh</pre>				
1	<pre>parallelport_enable_1. Read-write. Reset: 0. Port enable for parallel port, 778-77fh</pre>				
0	<b>parallelport_enable_0</b> . Read-write. Reset: 0. Port enable for parallel port, 378-37fh				

#### D14F3x048 (FCH::LPCPCICFG::io\_mem\_port\_decode\_enable)

Read-write. Reset: 0000\_FF00h.

This register controls the decoding of Super I/O configuration, alternate Super I/O configuration, wide generic ports, ROM1 & ROM2 ports, and memory port. Writing a 1 to a bit enables the corresponding IO/ROM/Memory range.

_aliasHC	OST;	D14F	3x048

	Description
31:26	Reserved.

25	wide_io2_enable. Read-write. Reset: 0. Wide IO port 2 <_defined in registers 90/91h_> enable			
24	wide_io1_enable. Read-write. Reset: 0. Wide IO port 1 <_defined in registers 66/67h_> enable			
	·			
23	io_port_enable_6. Read-write. Reset: 0. Port enable for IO port FD60h-FD6Fh			
22	io_port_enable_5. Read-write. Reset: 0. Port enable for IO port 4700h-470Bh			
21	io_port_enable_4. Read-write. Reset: 0. Port enable for Iport 80h. Sw should always set the bit to 0.			
20	<b>mem_port_enable</b> . Read-write. Reset: 0. Port enable for 4K byte memory range defined in reg0x4C			
19	io_port_enable_3. Read-write. Reset: 0. Port enable for IO port 580h-5BFh			
18	io_port_enable_2. Read-write. Reset: 0. Port enable for IO port 500h-53Fh			
17	<pre>io_port_enable_1. Read-write. Reset: 0. Port enable for IO port 480h-4BFh</pre>			
16	io_port_enable_0. Read-write. Reset: 0. Port enable for IO port 400h-43Fh			
15:8	<b>sync_timeout_count</b> . Read-write. Reset: FFh. Sync Timeout Count. This is the number of LPC clocks that the			
	state machine will wait when LPC data = sync before aborting the cycle <_when Sync Timeout Counter Enable is			
	set_>			
7	<b>sync_timeout_counter_enable</b> . Read-write. Reset: 0. LPC sync timeout counter enabled when set to 1 otherwise			
	the counter is disabled. This counter is used to avoid a deadlock condition if an LPC device drives sync forever.			
	Timeout count is programmed in register0x49h. Write 0 to this bit if an LPC device is extremely slow & takes			
	more than 255 LPC clocks to complete a cycle.			
6	rtc_io_range_port_enable. Read-write. Reset: 0. Port enable for RTC I/O range 70h~73h			
5	<b>memoryrangeport_enable</b> . Read-write. Reset: 0. Port enable for LPC memory target range, see registers 60h-			
	63h			
4:3	Reserved.			
2	wide_generic_io_port_enable. Read-write. Reset: 0. Port enable for WideGenericPort, see registers 64h-65h			
1	alternate_super_io_configuration_port_enable. Read-write. Reset: 0. Port enable for			
	AlternateSuperI/OConfigPort, 4e-4fh			
0	<b>super_io_configuration_port_enable</b> . Read-write. Reset: 0. Port enable for SuperI/OConfigPort, 2e-2fh			

# D14F3x04C (FCH::LPCPCICFG::memoryrange)

Read-	Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; D14F3x04C		
Bits	Description		
31:12	<b>base_address</b> . Read-write. Reset: 0_0000h. This register defines a 4K byte memory range from {Base Address,		
	000h} to {Base Address, FFFh}. The range is enabled by reg0x4A[4] <_Mem port enable_>.		
11:0	Reserved.		

#### D14F3x050 (FCH::LPCPCICFG::rom\_protect\_0)

D14F	5XU5U (FCH::LPCPCICFG::ruiii_prutect_u)	
Read-	write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; D14F3x050	
Bits	Description	
31:12	rombase. Read-write. Reset: 0_0000h.	
	<b>Description</b> : Protected range is defined below:	
	{RomBase, 12'h0} ~ {RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	Note: To support 64MB ROM, RomBase has been changed to use a Unified Mapped Addressfor all three	
	ROMAddressRange <_LPC bridge, PCI 0x68:6B, 0x6C:6F, 0xA8:AF_> definition as shown below. Hardware	
	will then further convert the Unified Mapped Address into physical address at the flash ROM	
	ROM1 mapping to Unified Address:	
	000F_FFFF: 000E_8000 FFFF_FFFF:FFFE_8000	
	ROM2 mapping to Unified Address:	
	FFFF_FFFF:FF00_0000 FFFF_FFFF:FF00_0000	
	ROM3 mapping to Unified Address:	
	FD_03FF_FFFF:FD_0000_0000 FFFF_FFFF:FC00_0000	
	Examples of :	

	1: To set write and read protection for 16K space at the unified address mapping of
	FFF8_3FFF: FFF8_0000
	Set this register to 0xFFF8_0603:
	2: To set write and read protection for 512K space at the unified address mapping of
	FC07_FFFF: FC00_0000
	Set this register to 0xFC00_0707:
11	Reserved.
10	write_protect. Read-write. Reset: 0. When this bit is set, the memory range defined by this register is write-
	protected. Writing to the range has no effect.
9	<b>read_protect</b> . Read-write. Reset: 0. When this bit is set, the memory range defined by this register is read-
	protected. Reading any location in the range returns FFFF_FFFh.
8	rangeunit. Read-write. Reset: 0.
	Description: 0: 4K
	1: 64K
7:0	range. Read-write. Reset: 00h.
	<b>Description</b> : Specify the protected range in either 4KB or 64KB unit depending on setting on bit 8.
	Note: the protection definition is remapped to be within a 4GB range. BIOS should make sure resultant
	{RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>
	is within a valid range and will not cross FFFF_FFFF.

# D14F3x054 (FCH::LPCPCICFG::rom\_protect\_1)

	· /	
Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; D14F3x054	
Bits	Description	
31:12	rombase. Read-write. Reset: 0_0000h.	
	<b>Description</b> : Protected range is defined below:	
	{RomBase, 12'h0} ~ {RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	Note: please refer to offsetx50 bit[31:12] for more information	
11	Reserved.	
10	write_protect. Read-write. Reset: 0. When this bit is set, the memory range defined by this register is write-	
	protected. Writing to the range has no effect.	
9	<b>read_protect</b> . Read-write. Reset: 0. When this bit is set, the memory range defined by this register is read-	
	protected. Reading any location in the range returns FFFF_FFFh.	
8	rangeunit. Read-write. Reset: 0.	
	<b>Description</b> : 0: 4K	
	1: 64K	
7:0	range. Read-write. Reset: 00h.	
	<b>Description</b> : Specify the protected range in either 4KB or 64KB unit depending on setting on bit 8.	
	Note: the protection definition is remapped to be within a 4GB range. BIOS should make sure resultant	
	{RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	is within a valid range and will not cross FFFF_FFFF.	

# D14F3x058 (FCH::LPCPCICFG::rom\_protect\_2)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHOST; D14F3x058		
Bits	Bits Description	
31:12	rombase. Read-write. Reset: 0_0000h.	
	<b>Description</b> : Protected range is defined below:	
	{RomBase, 12'h0} ~ {RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	Note: please refer to offsetx50 bit[31:12] for more information	
11	Reserved.	

10	write_protect. Read-write. Reset: 0. When this bit is set, the memory range defined by this register is write-	
	protected. Writing to the range has no effect.	
9	<b>read_protect</b> . Read-write. Reset: 0. When this bit is set, the memory range defined by this register is read-	
	protected. Reading any location in the range returns FFFF_FFFh.	
8	8 rangeunit. Read-write. Reset: 0.	
	<b>Description</b> : 0: 4K	
	1: 64K	
7:0	range. Read-write. Reset: 00h.	
	<b>Description</b> : Specify the protected range in either 4KB or 64KB unit depending on setting on bit 8.	
	Note: the protection definition is remapped to be within a 4GB range. BIOS should make sure resultant	
	{RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	is within a valid range and will not cross FFFF_FFFF.	

# D14F3x05C (FCH::LPCPCICFG::rom\_protect\_3)

	onuse (1 civilit ci	
Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; D14F3x05C	
Bits	Description	
31:12	rombase. Read-write. Reset: 0_0000h.	
	<b>Description</b> : Protected range is defined below:	
	{RomBase, 12'h0} ~ {RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	Note: please refer to offsetx50 bit[31:12] for more information	
11	Reserved.	
10	write_protect. Read-write. Reset: 0. When this bit is set, the memory range defined by this register is write-	
	protected. Writing to the range has no effect.	
9	<b>read_protect</b> . Read-write. Reset: 0. When this bit is set, the memory range defined by this register is read-	
	protected. Reading any location in the range returns FFFF_FFFh.	
8	rangeunit. Read-write. Reset: 0.	
	<b>Description</b> : 0: 4K	
	1: 64K	
7:0	range. Read-write. Reset: 00h.	
	<b>Description</b> : Specify the protected range in either 4KB or 64KB unit depending on setting on bit 8.	
	Note: the protection definition is remapped to be within a 4GB range. BIOS should make sure resultant	
	{RomBase, 12'h0} + <_Range+1_> *4K <_or 64K if bit 8 is 1_>	
	is within a valid range and will not cross FFFF_FFFF.	

#### D14F3x060 (FCH::LPCPCICFG::pci memory start address for lpc target cycles)

D141 5x000 (1 C11D1 C1 C1C1 Cpci_memot y_start_address_tot_ipc_target_cycles)		
Read-write. Reset: 0000h.		
_aliasHOST; D14F3x060		
Bits	Bits Description	
15:0	15:0 memory_start_address. Read-write. Reset: 0000h.	
	<b>Description</b> : 16-bit starting address of the LPC target <_memory_> range.	
	This register contains the upper 16 bits of the starting address of the LPC memory target range. The lower 16 bits	
	of the starting address are considered 0's. This range can be enabled/disabled using reg0x48[5] <_Memory Range	
	Port Enable_>.	

# D14F3x062 (FCH::LPCPCICFG::pci\_memory\_end\_address\_for\_lpc\_target\_cycles)

Read-write. Reset: 0000h.		
_aliasHC	_aliasHOST; D14F3x062	
Bits	Bits Description	
15:0	:0 memory_end_address. Read-write. Reset: 0000h.	
	<b>Description</b> : 16-bit END address of the LPC target <_memory_> range.	
	This register contains the upper 16 bits of the ending address of the LPC memory target range. The lower 16 bits	

of the end address are considered 1's. This range can be enabled/disabled using reg0x48[5] <\_Memory Range Port Enable >.

#### D14F3x064 (FCH::LPCPCICFG::pci\_io\_base\_address\_for\_widegenericport)

Read-write. Reset: 0000\_0000h.

This register contains two 16-bits of I/O base address for LPC I/O <\_wide generic port\_> target range. The limit address is found by adding 512 to the base address.

\_aliasHOST; D14F3x064

Bits	Description

**io\_base\_address\_1.** Read-write. Reset: 0000h. 16-bit PCI I/O base address for wide generic port range. 512byte wide range. This function is enabled byreg0x4B[0] <\_0x48[24]\_> <\_Super IO Configuration Port Enable\_>.When Alternative Wide Io Range Enable <\_0x74[2]\_> is set to 1, the range is 16 bytes otherwise, the range is 512 bytes

15:0 **io\_base\_address\_0**. Read-write. Reset: 0000h. 16-bit PCI I/O base address for wide generic port range. 16/512byte wide range. This function is enabled by reg0x48[2] <\_Wide Generic IO Port Enable\_>. When Alternative Wide Io Range Enable <\_0x74[0]\_> is set to 1, the range is 16 bytes otherwise, the range is 512 bytes

### D14F3x068 (FCH::LPCPCICFG::romaddressrange\_1\_start\_address)

Read-write. Reset: 0000h.

aliasHOST; D14F3x068

#### Bits Description

rom\_start\_address\_1. Read-write. Reset: 0000h. 16-bit starting address of the ROM <\_memory\_> address range 1. Default is set to 1M below 1M. This register contains the upper 16 bits of the starting address of the ROM address range 1. The lower 16 bits of the starting address are considered 0's.

#### D14F3x06A (FCH::LPCPCICFG::romaddressrange\_1\_end\_address)

Read-write.

aliasHOST; D14F3x06A

#### Bits Description

15:0 **rom\_end\_address\_1**. Read-write. Reset: XXXXXXXXXXXXXXXXXXX b. 16-bit END address of the ROM <\_memory\_> address range 1. This register contains the upper 16 bits of the ending address of the ROM address range 1. The lower 16 bits of the end address are considered 1's.

### D14F3x06C (FCH::LPCPCICFG::romaddressrange\_2\_start\_address)

Read-write.

aliasHOST; D14F3x06C

#### Bits Description

rom\_start\_address\_2. Read-write. Reset: XXXXXXXXXXXXXXXXXX. 16-bit starting address of the ROM <\_memory\_> address range 2. Default is set to 16M below 4GB. This register contains the upper 16 bits of the starting address of the ROM address range 2. The lower 16 bits of the starting address are considered 0's.

#### D14F3x06E (FCH::LPCPCICFG::romaddressrange\_2\_end\_address)

Read-write.

aliasHOST; D14F3x06E

#### Bits Description

rom\_end\_address\_2. Read-write. Reset: XXXXXXXXXXXXXXXXXXXXX b. 16-bit END address of the ROM <\_memory\_> address range 2. This register contains the upper 16 bits of the ending address of the ROM address range 2. The lower 16 bits of the end address are considered 1's.

#### D14F3x070 (FCH::LPCPCICFG::firmware\_hub\_select)

Read-write. Reset: 0023\_4567h.

aliasHOST; D14F3x070

#### Bits Description

31:0	Reserved.

D14F3x074	(FCH::LPCPCICFG::alternative_wide_io_range_enable)
DITI UMU/ T	(1 C11L1 C1 C1C1 Gaitcinative_wide_io_range_cnable)

Read-write. Reset: 00h.		
_aliasH0	_aliasHOST; D14F3x074	
Bits	Description	
7:4	Reserved.	
3	alternative_wide_io_2_range_enable. Read-write. Reset: 0. Similar to bit[0], but it applies to I/O address	
	defined in reg0x90~91.	
2	alternative_wide_io_1_range_enable. Read-write. Reset: 0. Similar to bit[0], but it applies to I/O address	
	defined in reg0x66~67.	
1	Reserved.	
0	alternative_wide_io_range_enable. Read-write. Reset: 0. Wide I/O range is usually 512 bytes. With this bit set,	
	the range changes to 16 bytes only. To use this feature, address in reg0x64~65 must be aligned to 16 bytes, i.e.,	
	bits[3:0] must be 0. If the address is not aligned to 16 bytes, the I/O range is from address[15:0] to {address[15:4],	
	0xF}.	

# D14F3x078 (FCH::LPCPCICFG::miscellaneous\_control\_bits)

Read-	Read-write. Reset: 0000_0291h.	
_aliasH0	OST; D14F3x078	
Bits	Description	
31:11	Reserved.	
10	ldrq0_pu_en. Read-write. Reset: 0.	
	<b>Description</b> : 1: Enable the pull-up of LDRQ0 pad	
	0: Disable the pull-up of LDRQ0 pad	
9	ldrq0_pd_en. Read-write. Reset: 1.	
	<b>Description</b> : 1: Enable the pull-down of LDRQ0 pad	
	0: Disable the pull-down of LDRQ0 pad	
8	msi_hidden. Read-write. Reset: 0.	
	<b>Description</b> : 1: Host can change the value of PCI_Reg 80h	
	0: Host can not change the value of PCI_Reg 80h	
7	allowhostindma. Read-write. Reset: 1.	
	<b>Description</b> : 1: allow Host to access Lpc if acpi has not give gnt to lpc during	
	dma transfer.	
	0: Dma hold LPc even acpi has not give gnt to lpc during	
	dma transfer.	
6	gatewrongrx. Read-write. Reset: 0. Set to 1 to allow AltrxByteCount to be 0	
5	<b>gatespiaccessdis</b> . Read-write. Reset: 0. Set to 1 to pass rom access to spi even it is strapped as lpc	
4	<b>smmwriteromen</b> . Read-write. Reset: 1. Enable Rom access in SMM mode	
3	ldrq1. Read-write. Reset: 0. Enable LDRQ1# on LPC bus if set to 1	
2	ldrq0. Read-write. Reset: 0. Enable LDRQ0# on LPC bus if set to 1	
1	Reserved.	
0	no_hog. Read-write. Reset: 1.	
	<b>Description</b> : 1:when enabled, the internal bus will not be locked by LPC bridge during a slave access <_eg. LPC	
	DMA fetch_>.	
	0: If not set, LPC may hold the internal bus during a DMA transfer.	

# D14F3x07C (FCH::LPCPCICFG::tpm\_trusted\_platform\_module)

Read-write. Reset: 03h.

any tpm cycle above is decoded only when the cycle is started by ALinkBridge. Access from bus master devices is not allowed.

_aliasH0	_aliasHOST; D14F3x07C		
Bits	Description		
7	widertpmen. Read-write. Reset: 0. Set to 1 to force logic to decode FED4xxxx as TPM cycles instead of		
	FED4_0xxx, FED4_1xxx, FED4_2xxx, FED4_3xxx, and FED4_4xxx.		
6:5	<b>tmkbc_sel</b> . Read-write. Reset: 0h. Select which one of the four sets of tmkbc registers <_specified in the registers		
	84h, 88h, and 8Ch_> to be accessed.		
4	<b>tmkbc_set</b> . Read-write. Reset: 0. Write once bit. Once set, all tmkbc address/remap registers cannot be changed		
	until the next reset.		
3	tmkbc_enable. Read-write. Reset: 0. Enable bit for the TMKBC function		
2	<b>tpm_legacy</b> . Read-write. Reset: 0. When set to 1, it enables decoding of legacy tpm addresses, i.e., I/O addresses		
	7E/7F and EE/EF will be decoded.		
1	tpm_amd. Read-write. Reset: 1.		
	<b>Description</b> : When set to 1, the following cycles covert into TPM cycle.		
	0xFD_F920_0000~0xFD_F923_FFFF> 0x4028		
	0xFD_F928_0000~0xFD_F928_0003> 0x4020		
	0xFD_F928_0004~0xFD_F928_0007> 0x4024~0x4027		
0	tpm12_en. Read-write. Reset: 1.		
	<b>Description</b> : When set to 1 then the follow memory cycles pass to TPM device.		
	0xFED4_0xxx		
	0xFED4_1xxx		
	0xFED4_2xxx		
	0xFED4_3xxx		
	0xFED4_4xxx		

# D14F3x07D (FCH::LPCPCICFG::lpcclkcntl)

Read-	Read-write.	
_aliasH0	_aliasHOST; D14F3x07D	
Bits	Description	
7:6	Reserved.	
5	tpmbufferen. Read-write. Reset: 0.	
	<b>Description</b> : 1: Enable TPM buffer.	
	0: Disable TPM buffer.	
4	tpmpfetchen. Read-write. Reset: 0.	
	<b>Description</b> : 1: Enable TPM burst read.	
	0: Disable TPM burst read.	
3	lpcclk1isgpio. Read-write. Reset: 1.	
	<b>Description</b> : RW.	
	1: Treat LpcClk1IsGpio as GPIO	
	0: Treat LpcClk1IsGpio as LpcClk1	
2	gpiolpcclk1out. Read-write. Reset: 0. RW, control GpioLpcClk1 output value	
1	gpiolpcclk1oeb. Read-write. Reset: 1.	
	<b>Description</b> : RW.	
	1: disable GpioLpcClk1 output	
	0: enable GpioLpcClk1 output	
0	gpiolpcclk1. Read-write. Reset: X. Read only. Status of LpcClk1 port	

# D14F3x084 (FCH::LPCPCICFG::tmkbc\_baseaddrlow)

Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; D14F3x084	
Bits	Description	

	<b>Description</b> : This register defines the lower 32 bit memory address used for the TMKBC function. There are
	actually four sets of such mapping. The selection is controlled by reg0x7C[6:5] <_Tmkbc_sel_>.
	00: set 0
	01: set 1
	10: set 2
	11: set 3
6	maskbits13thru8. Read-write. Reset: 0.
	<b>Description</b> : Defines whether address bits [13:8] are masked.
	1:Masked
	0:No mask
5	maskbits12thru8. Read-write. Reset: 0.
	<b>Description</b> : Defines whether address bits [12:8] are masked.
	1:Masked
	0:No mask
4	maskbits11thru8. Read-write. Reset: 0.
	<b>Description</b> : Defines whether address bits [11:8] are masked.
	1:Masked
	0:No mask
3	maskbits10thru8. Read-write. Reset: 0.
	<b>Description</b> : Defines whether address bits[10:8] are masked < "masked" means bits[10:8] are don't care_>.
	1:Masked
	0:No mask
2	addr64. Read-write. Reset: 0.
	<b>Description</b> : Defines whether the address is 32 or 64 bits. 1:The address is 64 bits
	0:The address is 32 bits.
1:0	Reserved.

# D14F3x088 (FCH::LPCPCICFG::tmkbc\_baseaddrhigh)

	· · · · · · · · · · · · · · · · · · ·	
Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; D14F3x088	
Bits	Description	
31:0	tmkbc_baseaddrhigh. Read-write. Reset: 0000_0000h.	
	<b>Description</b> : This register defines the upper 32 bit memory address used for the TMKBC function. This register	
	has no meaning if bit 2 of 84h is set to 0.	
	There are actually four sets of such mapping. The selection is controlled by reg0x7C[6:5] <_Tmkbc_sel_>.	
	00: set 0	
	01: set 1	
	10: set 2	
	11: set 3	

# D14F3x08C (FCH::LPCPCICFG::tmkbc\_remap)

Read-	Read-write. Reset: 0000h.	
_aliasHC	_aliasHOST; D14F3x08C	
Bits	Description	
15:8	tmkbc_remap. Read-write. Reset: 00h.	
	<b>Description</b> : This register defines the remap address [15:8] on the LPC bus. There are actually four sets of such	
	mapping. The selection is controlled by reg0x7C[6:5] <_Tmkbc_sel_>.	
	00: set 0	
	01: set 1	
	10: set 2	
	11: set 3	
7:0	Reserved.	

#### D14F3x090 (FCH::LPCPCICFG::wide\_io\_2)

Read-	Read-write. Reset: 0000h.	
_aliasHC	_aliasHOST; D14F3x090	
Bits	Description	
15:0	io_base_address_2. Read-write. Reset: 0000h. 16-bit PCI I/O base address for wide generic port range. 512 byte	
	wide range. This function is enabled by reg0x4B[1] <_Wide_io2_enable_>. When Alternative Wide Io 1 Range	
	Enable $< 0x74[3] >$ is set to 1, the range is 16 bytes otherwise, it is defined as 512 bytes	

#### D14F3x098 (FCH::LPCPCICFG::ec\_lpc\_cntrl)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; D14F3x098	
Bits	Description	
31:0	Reserved.	

# D14F3x09C (FCH::LPCPCICFG::gec\_shadowrom\_address)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; D14F3x09C	
Bits	Description	

# D14F3x0A0 (FCH::LPCPCICFG::spi\_base\_addr)

Read-	Read-write. Reset: FEC1_0012h.	
_aliasH0	OST; D14F3x0A0	
Bits	Description	
31:8	spi_espi_baseaddr. Read-write. Reset: FE_C100h.	
	<b>Description</b> : This register defines the MMIO base address for the SPI ROM controller and eSPI host controller:	
	SPI BAR = {SPI_BaseAddr[31:8],8'b0}	
	HFP BAR = {SPI_BaseAddr[31:8],8'b0} + 0x0000_1000	
	eSPI BAR = {SPI_BaseAddr[31:8],8'b0} + 0x0001_0000	
	There bits will be write protected when PSP_RegxFC[8] <_Security_Mem_RegxFC[8]_> =1	
7:5	Reserved.	
4	pspspimmiosel. Read-write. Reset: 1.	
	<b>Description</b> : 0: Spi Mmio register space map to Host spi_reg	
	1: Spi Mmio register space map to PSP psp_reg	
3	<b>routetpm2spi</b> . Read-write. Reset: 0. When set, TPM cycles are routed to SPI bus with TPM_SPI_CS# asserted	
	<_note TCG has not finalized the SPI TPM specification yet_>	
2	abortenable. Read-write. Reset: 0. LPC Abort enable	
1	<b>spiromenable</b> . Read-write. Reset: 1. When this bit is set and chip is strapped to SPI Rom, SPI Rom is enabled,	
	otherwise SPI Rom is disabled.	
0	altspicsenable. Read-write. Reset: 0. Alternative SPI CS enable	

### D14F3x0A4 (FCH::LPCPCICFG::ec\_portaddress)

Read-	Read-write. Reset: 012Eh.	
_aliasH0	_aliasHOST; D14F3x0A4	
Bits	Description	
15:0	Reserved.	

#### D14F3x0A8 (FCH::LPCPCICFG::pci bar 64mb rom3 low)

	21 iz sitorio (z esztvezz ez ezez ewpaz-sarz-s imo-zomo-tow)		
Read-only. Reset: 0000_0000h.			
	_aliasHOST; D14F3x0A8		
	Bits	ts Description	
	31:26	bar_64mb_31_26. Read-only. Reset: 00h. Base address [31:26] of 64MB BIOS ROM space.	

25.0	Reserved.
20.0	ixeseiveu.

# D14F3x0AC (FCH::LPCPCICFG::pci\_bar\_64mb\_rom3\_high)

Read-	Read-only. Reset: 0000_00FDh.	
_aliasH0	asHOST; D14F3x0AC	
Bits	Bits Description	
31:0	<b>bar_64mb_63_32</b> . Read-only. Reset: 0000_00FDh. Base address [63:32] of 64MB BIOS ROM space.	

# D14F3x0B0 (FCH::LPCPCICFG::romdmasrcaddr)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; D14F3x0B0	
Bits	Bits Description	
31:0	Reserved.	

# D14F3x0B4 (FCH::LPCPCICFG::romdmadstaddr)

Read-write. Reset: 0000_0000h.		
_aliasHOST; D14F3x0B4		
Bits	Description	
31:0	Reserved.	

### D14F3x0B8 (FCH::LPCPCICFG::romdmacontrol)

Read-	Read-write. Reset: 0000h.	
_aliasH0	_aliasHOST; D14F3x0B8	
Bits	Description	
15:0	Reserved.	

### D14F3x0BA (FCH::LPCPCICFG::eccontrol)

Read-	Read-write. Reset: 6Dh.	
_aliasH0	_aliasHOST; D14F3x0BA	
Bits	Description	

#### D14F3x0BB (FCH::LPCPCICFG::hostcontrol)

Read-write. Reset: 03h.		
_aliasHOST; D14F3x0BB		
Bits	Bits Description	
7:2	Reserved.	
1	lpcbuspullupen. Read-write. Reset: 1.	
	<b>Description</b> : 0: Disable LAD[3:0] internal pull-up	
	0: Enable LAD internal Pull-up	
0	<b>prefetchenspifromhost</b> . Read-write. Reset: 1. This is for performance enhancement purpose. When set, SPI	
	controller will prefetch from the flash on behalf of the host	

# D14F3x0C0 (FCH::LPCPCICFG::ecromwroffset)

Read-write. Reset: 0000_0000h.		
_aliasHOST; D14F3x0C0		
Bits	Bits Description	
31:0	Reserved.	

#### D14F3x0C4 (FCH::LPCPCICFG::ecromrdoffset)

21 if SAVO i (1 GIIVEL GI GIGI GWEETUMI UUNSEL)	
Read-write. Reset: 0000_0000h.	
_aliasHOST; D14F3x0C4	
Bits Description	

31:0	Reserved.
51.0	INCOCI VCU.

# D14F3x0C8 (FCH::LPCPCICFG::clientromprotect)

Read-write. Reset: 0000_0000h.		
_aliasHOST; D14F3x0C8		
Bits	Description	
31:0	Reserved.	

# D14F3x0CC (FCH::LPCPCICFG::autoromcfg)

	(	
Read-write. Reset: 0000_0000h.		
_aliasH0	_aliasHOST; D14F3x0CC	
Bits	Description	
31:0	Reserved.	

# D14F3x0D0 (FCH::LPCPCICFG::clkgatecntrl)

	D141 5x0D0 (1 C11L1 C1 C1C1 GCKgattChtt)	
Read-	Read-only. Reset: 86h.	
_aliasH0	OST; D14F3x0D0	
Bits	Description	
7	<b>lpcclkrunen</b> . Read-only. Reset: 1.	
6:3	Reserved.	
2	spionclkrun. Read-only. Reset: 1.	
	<b>Description</b> : 0: Spi request can assert ClkRun#	
	1: Spi request doesn't assert ClkRun#	
1:0	clkgatecntrl. Read-only. Reset: 2h.	
	<b>Description</b> : These two bits control whether the LPC module will allow clock gating to the internal 66Mhz core	
	clock.	
	00: Disable the clock gating function	
	01: Wait 16 clocks before allowing clock gating to the LPC module	
	10: Wait 64 clocks before allowing clock gating to the LPC module	
	11: Wait 256 clocks before allowing clock gating to the LPC module	

#### D14F3x0D1 (FCH::LPCPCICFG::clkpincntrl)

	( - · · · · · · · · · · · · · · · · · ·	
Read-	Read-write. Reset: FFh.	
_aliasH0	_aliasHOST; D14F3x0D1	
Bits	Description	
7	Reserved.	
6	lclk1en. Read-write. Reset: 1.	
	<b>Description</b> : 0: LPCCLK1 will be forced stop	
	1: LPCCLK1 will be functioning with CLKRUN protocol	
5	lclk0en. Read-write. Reset: 1.	
	<b>Description</b> : 0: LPCCLK0 will be forced stop	
	1: LPCCLK0 will be functioning with CLKRUN protocol	
4:0	Reserved.	

#### D14F3x0D2 (FCH::LPCPCICFG::clkrunovrid)

	211201022 (1 0111121 01 0101 01111111111	
Read-	Read-write. Reset: FFh.	
_aliasHC	_aliasHOST; D14F3x0D2	
Bits	Description	
7	Reserved.	
6	lclk1clkrunovrid. Read-write. Reset: 1.	
	<b>Description</b> : 1: LPCCLK1 will be functioning with CLKRUN protocol	
	0: LPCCLK1 will be forced running	

5	lclk0clkrunovrid. Read-write. Reset: 1.
	<b>Description</b> : 1: LPCCLK0 will be functioning with CLKRUN protocol
	0: LPCCLK0 will be forced running
4:0	Reserved.

# D14F3x0D3 (FCH::LPCPCICFG::clkrunen)

Read-write. Reset: 08h.		
_aliasH0	_aliasHOST; D14F3x0D3	
Bits	Description	
7	clkrunen. Read-write. Reset: 0.	
	<b>Description</b> : 1: ClkRun function is enabled and lclk0/lclk1 can be stopped.	
	0: ClkRun function is disabled and lclk0/lclk1 can be running	
	all the time.	
	Note: Should be set to 1 for mobile platforms for energy savings	
6:0	<b>clkrundlycounter</b> . Read-write. Reset: 08h. Specify the amount of the clk to be extended before stopping the	
	lclk0/lclk1.	

# D14F3x0D4 (FCH::LPCPCICFG::clkrunoption)

Read-	Read-write. Reset: 42h.	
_aliasHC	_aliasHOST; D14F3x0D4	
Bits	Description	
7:4	<b>minassertion</b> . Read-write. Reset: 4h. Specify the minimum time of ClkRun# assertion. Its unit is 30ns.	
3:2	Reserved.	
1:0	extendclkrunb. Read-write. Reset: 2h.	
	Description: Bit[0]:	
	0: Delay 30ns before capturing ClkRun# input.	
	1: Delay 60ns before capturing ClkRun# input.	
	Bit[1]:	
	0: PAD LPC_CLKRUN_L will drive 1 clock high before tri-state	
	1: PAD LPC_CLKRUN_L is open drain	

# D14F3x0DC (FCH::LPCPCICFG::pci\_misccntrl)

Read-write. Reset: 00h.		
_aliasH0	_aliasHOST; D14F3x0DC	
Bits	Bits Description	
7:0	Reserved.	

# 7.2.3.2 LPC Serial Peripheral Interface (SPI) Registers

# SPIx00000000 (FCH::LPCHOSTSPIREG::spi\_cntrl0\_register)

	$\mathbf{i} = \mathbf{i} = \mathbf{i} = \mathbf{i}$	
Reset:	0FC0_0000h.	
_aliasH0	_aliasHOST; SPIx00000000; SPI=FEC1_0000h	
Bits	Description	
31	spibusy. Read-write. Reset: 0.	
	<b>Description</b> : Read-only.	
	0: SPI bus is idle	
	1: SPI bus is busy	
	Note: When SpiBusy=1, ROM access is going on, SpiReadMode[2:0] should not be changed and ExecuteOpCode	
	should not be set to 1 to start new operation.	
30:29	<pre>spireadmode_2_1. Read-write. Reset: 0h.</pre>	
	<b>Description</b> : These two bits and bit 18 in the same register	

```
Specify the Spi read mode:
       000: Normal read <_up to 33M_>
      001: Reserved
      010: Dual-io < 1-1-2 >
      011: Quad-io < 1-1-4 >
      100: Dual-io <_1-2-2_>
      101: Quad-io <_1-4-4_>
      110: Normal read <_up to 66M_>
      111: Fast read
      Note: before change SpiReadMode[2:0], software should read bit[31]: SpiBusy=0 to make sure no SPI operation
 28
      spiclkgate. Read-write. Reset: 0. Set to 1 to skip the 8th spiclk at the end data when doing read.
27:24 Reserved.
 23
      spihostaccessromen. Read-write. Reset: 1.
      Description: This is a clear-once protection bit once it is cleared to 0 it cannot be set back to 1. Once cleared to 0,
      some SPI registers cannot be written.
      Note: bit[23] and bit[22] were used for other function also, but those function were removed, so they are used for
      write-protection for certain registers only.
      Following registers are write-protect when bit[23:22] != 2'b11,
      0x04[31:0]
      0x08[31:0]
      0x0C[31:24]
      0x14[31:0]
      0x18[31:0]
      0x1D[1:0]
      0x30[4:0]
      0x40[31:0]
      0x50[31:8]
      0x54[31:8]
      0x5C[7:0]
      0x60[31:26]
      0x64[31:0]
 22
      spiaccessmacromen. Read-write. Reset: 1. This is a clear-once protection bit once it is cleared to 0 it cannot be
      set back to 1. Once cleared to 0, some SPI registers cannot be written.
      illegalaccess. Read-only. Reset: 0.
 21
      Description: Read Only.
      0. Legal Index mode Access
       1. Illegal Index mode Access
20:19 Reserved.
 18
      spireadmode_0. Read-write. Reset: 0.
      Description: It is bit 0 of SpiReadMode to specify the spi read mode. Please see the definition of SpiReadMode
      in bit [30:29] below.
      Note: before change SpiReadMode[2:0], software should read bit[31]: SpiBusy=0 to make sure no SPI operation
      is going on.
17:0 Reserved.
```

#### SPIx00000004 (FCH::LPCHOSTSPIREG::spi\_restrictedcmd\_register)

Read-write. Reset: 0000_0000h.	
_aliasHOST; SPIx00000004; SPI=FEC1_0000h	
Bits	Description
31:24	restrictedcmd3. Read-write. Reset: 00h. Same as RestrictedCmd0
23:16	restrictedcmd2. Read-write. Reset: 00h. Same as RestrictedCmd0

15:8	restrictedcmd1. Read-write. Reset: 00h. Same as RestrictedCmd0
7:0	restrictedcmd0. Read-write. Reset: 00h.
	<b>Description</b> : This defines a restricted command code. If SPI_Opcode matches this register and address[23:19]!
	=0, 'Execute' bit of Index mode cannot be written, and the Index mode transfer will not occur.
	Note when either SpiAccessRomEn and/or SpiHostAccessRomEn bit are cleared, these registers become read-
	only and cannot be changed any more.

### SPIx00000008 (FCH::LPCHOSTSPIREG::spi\_restrictedcmd2\_register)

Read-write. Reset: 0000_0000h.		
_aliasHC	_aliasHOST; SPIx00000008; SPI=FEC1_0000h	
Bits	Description	
31:24	<b>restrictedcmdwoaddr2</b> . Read-write. Reset: 00h. Same as RestrictedCmd0 except this command does not have	
	address	
23:16	<b>restrictedcmdwoaddr1</b> . Read-write. Reset: 00h. Same as RestrictedCmd0 except this command does not have	
	address	
15:8	<b>restrictedcmdwoaddr0</b> . Read-write. Reset: 00h. Same as RestrictedCmd0 except this command does not have	
	address	
7:0	restrictedcmd4. Read-write. Reset: 00h. Same as RestrictedCmd0	

# SPIx0000000C (FCH::LPCHOSTSPIREG::spi\_cntrl1\_register)

Read-write	Reset:	0200	0000h
Reau-wille	. Neset.	0200	OUUUII.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:24] of Host\_Mem\_Reg:0Ch become read-only and cannot be changed any more.

\_aliasHOST; SPIx0000000C; SPI=FEC1\_0000h

Bits	Description
31:24	<b>bytecommand</b> . Read-write. Reset: 02h. Specify the Byte Programmand Op Code.
23:0	Reserved.

# SPIx00000018 (FCH::LPCHOSTSPIREG::spi\_cmdvalue2\_register)

Read-write. Reset: 020A\_0B03h.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:0] of Host\_Mem\_Reg:18h become read-only and cannot be changed any more.

cannot be changed any more.			
_aliasHC	_aliasHOST; SPIx00000018; SPI=FEC1_0000h		
Bits	Description		
31:24	<b>bytewr</b> . Read-write. Reset: 02h. This is used to compare against the opcode sent out by the Index mode. This is a		
	predefined value to decode for the BYTEWR <_byte write_> command.		
23:16	<b>pagewr</b> . Read-write. Reset: 0Ah. This is used to compare against the opcode sent out by the Index mode. This is a		
	predefined value to decode for the PAGEWR <_page write_> command.		
15:8	<b>fread</b> . Read-write. Reset: 0Bh. This is used to compare against the opcode sent out by the Index mode. This is a		
	predefined value to decode for the Fread <_fast read_> command.		
7:0	<b>read_cmd</b> . Read-write. Reset: 03h. This is used to compare against the opcode sent out by the Index mode. This		
	is a predefined value to decode for the Read <_Read byte_> command.		

#### SPIx0000001D (FCH::LPCHOSTSPIREG::alt\_spi\_cs\_register)

D J		D 4.	OO1-
Kead	-write.	Reset:	ugn.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[1:0] of Host\_Mem\_Reg:1Dh become read-only and cannot be changed any more

aliasHOST: SPIx0000001D: SPI=FEC1 0000h

_ahasHOST; SPIx0000001D; SPI=FEC1_0000h		
Bits	Description	
7:6	Reserved.	
5	spiprotectlock. Read-write. Reset: 0. Once set, bits 3, 4, and 5 are no longer writeable.	
4	Reserved.	

3	<b>spiprotecten0</b> . Read-write. Reset: 1. Enable SPI read/write protection base on PCI reg 0x50, 0x54, 0x58, 0x5C.
2	Reserved.
1:0	altspicsen. Read-write. Reset: 0h.
	<b>Description</b> : These two bits select the alternate SPI_CS# for BIOS_ROM
	00b BIOS ROM select SPI_CS1_L
	01b BIOS ROM select SPI_CS2_L
	10b BIOS ROM select SPI_CS3_L
	11b reserved

# SPIx0000001E (FCH::LPCHOSTSPIREG::spiindexaddr\_register)

Reset: 00h.		
_aliasHOST; SPIx0000001E; SPI=FEC1_0000h		
Bits	Description	
7:0	Reserved.	

# SPIx0000001F (FCH::LPCHOSTSPIREG::spiindexdata\_register)

23:20 **altspeednew**. Read-write. Reset: 3h.

The speed definition:

Reset: 00h.		
_aliasHOST; SPIx0000001F; SPI=FEC1_0000h		
Bits	Description	
7:0	Reserved.	

Read-write. Reset: 3133_0700h.		
	OST; SPIx00000020; SPI=FEC1_0000h	
Bits	Description	
31:28	normspeed. Read-write. Reset: 3h.	
	<b>Description</b> : Configure the SPI bus normal speed in new SPI100 engine. If the command is not using TpmSpeed	
	and FastSpeed, it will use NormSpeed.	
	The speed definition:	
	000: 66.66MHz	
	001: 33.33MHz	
	010: 22.22MHz	
	011: 16.66MHz	
	100: 100MHz	
	101: 800KHz	
27:24	fastspeednew. Read-write. Reset: 1h.	
	<b>Description</b> : Configure the SPI bus speed for the following command in new SPI100 engine:	
	FAST READ	
	DDR READ <_1-1-2_>	
	QDR READ <_1-1-4_>	
	DPR READ <_1-2-2_>	
	QPR READ <_1-4-4_>	
	The speed definition:	
	000: 66.66MHz	
	001: 33.33MHz	
	010: 22.22MHz	
	011: 16.66MHz	
	100: 100MHz	
	101: 800KHz	

**Description**: Configure the SPI bus speed for the AltOpCode mode in new SPI100 engine

	000: 66.66MHz
	001: 33.33MHz
	010: 22.22MHz
	011: 16.66MHz
	100: 100MHz
	101: 800KHz
19:16	<b>tpmspeed</b> . Read-write. Reset: 3h.
	<b>Description</b> : Configure the SPI bus speed for TPM read and write in new SPI100 engine.
	The speed definition:
	000: 66.66MHz
	001: 33.33MHz
	010: 22.22MHz
	011: 16.66MHz
	100: 100MHz
	101: 800KHz
15:12	Reserved.
11:8	spicsdlysel. Read-write. Reset: 7h.
	<b>Description</b> : 0000: 0 SPI clock cycles of SpiCs# de-assertion time.
	0001: 1 SPI clock cycles of SpiCs# de-assertion time.
	0010: 2 SPI clock cycles of SpiCs# de-assertion time.
	0011: 3 SPI clock cycles of SpiCs# de-assertion time.
	0100: 4 SPI clock cycles of SpiCs# de-assertion time.
	0101: 5 SPI clock cycles of SpiCs# de-assertion time.
	0110: 6 SPI clock cycles of SpiCs# de-assertion time.
	0111: 7 SPI clock cycles of SpiCs# de-assertion time.
	1000: 8 SPI clock cycles of SpiCs# de-assertion time.
	1001: 9 SPI clock cycles of SpiCs# de-assertion time.
	1010: 10 SPI clock cycles of SpiCs# de-assertion time.
	1011: 11 SPI clock cycles of SpiCs# de-assertion time.
	1100: 12 SPI clock cycles of SpiCs# de-assertion time.
	1101: 13 SPI clock cycles of SpiCs# de-assertion time.
	1110: 14 SPI clock cycles of SpiCs# de-assertion time.
	1111: 15 SPI clock cycles of SpiCs# de-assertion time.
7:1	Reserved.
0	usespi100. Read-write. Reset: 0.
	<b>Description</b> : 0: Use old SPI100 engine <_verified in SB900_>
	1: Use new SPI100 engine <_new since ERIE, support 100MHz_>

# SPIx00000024 (FCH::LPCHOSTSPIREG::spi100precyc0\_register)

Read-write. Reset: 0000_0000h.		
_aliasHOST; SPIx00000024; SPI=FEC1_0000h		
Rite	Description	
Dits	Description	

# SPIx00000028 (FCH::LPCHOSTSPIREG::spi100precyc1\_config\_register)

Read-write. Reset: 0000_0000h.	
_	OST; SPIx00000028; SPI=FEC1_0000h
Bits	Description
31:0	Reserved.

# SPIx0000002C (FCH::LPCHOSTSPIREG::spi100\_host\_prefetch\_config\_register)

Reset: 0000h.

#### Prefetch Mechanism:

Whenever there is read from Host, we will start to prefetch ROM data into the Host Prefetch Buffer.

The prefetch will start from the first address requested by Host, and finish when any of the following happens:

We have reached the maximum prefetch size defined in HostPrefetchSize and HostPrefOn64ByteBoundary register.

When Host requests an address that is not already prefetched and not going to be prefetched shortly, we stop current prefetch action and re-start a new prefetch with the first address being the current address requested by Host.

When there is a ROM-Write or AltOpCode request from Host, the on-going prefetch will be terminated, and the prefetch buffer will be flushed.

When there is a TPM-Write, TPM-Read, USB-Read or EC-Read request, the on-going prefetch will be halted. The contents of prefetch buffer will be preserved so that Host can access them later.

**Prefetch Prediction:** 

We have logics to predict how soon the data in the current requested address will be fetched into the buffer. There are two algorithms in place. And depends on the setting of HostWillHitEn and HostHitSoonEn, we use either one of them: "Will Hit" algorithm

We say the current requested address will be fetched "shortly" if this equation is true:

Current Requested Adress <= <\_First Prefetched Address + HostPrefetchSize\_>

"Hit Soon" algorithm

We say the current requested address will be fetched "shortly" if this equation is true:

Current Requested Adress <= <\_Last Prefetched Adress + HostHitRange\_>

Of course, the current requested address also has to be equal to or larger than the first prefetched address.

If current requested address meet the criteria, the on-going prefetch will continue and Host will wait until the prefetch buffer received the requested data.

With the register default values:

Start prefetch only when host request on 64 byte boundary. Otherwise, get 1~4 bytes from ROM depends on byte-enable. When there is a ROM-write or a miss, flush the prefetch buffer immediately <\_including on-going prefetch action\_>. Once a 64 byte prefetch begins, we don't stop it until all 64 bytes are fetched, unless a ROM-write or a miss happens.

"Miss" means the requested address is not in the range of the 64 bytes being prefetched.

\_aliasHOST; SPIx0000002C; SPI=FEC1\_0000h

Bits	Description
15:0	Reserved.

#### SPIx0000002E (FCH::LPCHOSTSPIREG::tpm\_spi\_di\_timeout\_register)

Read-write. Reset: 8000h.		
_aliasHC	OST; SPIx0000002E; SPI=FEC1_0000h	
Bits	Description	
15:11	tpm_di_to_cnt. Read-write. Reset: 10h. SPI_DI_TO_counter is using 125ms Rtc8HzClk to increment, and these	
	bits specify the timeout value. Due to synchronization, the actual delay is $N*125ms$ to $<_N+1_>*125ms$ .	
	Default=16 for 2 seconds to 2.125 seconds. In spec, TIMEOUT_B is specified at 2 seconds.	
10	<b>tpm_di_to_status</b> . Read-write. Reset: 0. When bit[9]=1 and TPM_DI_TO_counter reaches timeout, this bit is set	
	to '1'. Software can write '1' to clear it., write '0' has no effect.	
9	<b>tpm_di_to_enable</b> . Read-write. Reset: 0. When set to 1, if SPI_DI=0 during TPM access wait window, internal	
	TPM_DI_TO_counter will start counting, once it reaches timeout value, internal SPI_DI will be forced to '1' to	
	terminate TPM access, read cycle will return all '1' data, write cycle will be discarded.	
8:0	Reserved.	

#### SPIx00000030 (FCH::LPCHOSTSPIREG::rom2\_addr\_override\_register)

Read-write. Reset: 14C0h.

NOTE1: When either bit[22] and/or bit[23] of offset 00h are cleared, bit[4:0] of Host\_Mem\_Reg:30h become read-only and cannot be changed any more.

NOTE2: 'ROM Address' used in this register description will be used as LPC ROM Address when LPC ROM is used, LPC ROM address does not use XOR. If SPI ROM is used, SPI ROM address [31:24] will be after XOR with offset x5C[7:0], SPIROM\_page[31:24]

\_aliasHOST; SPIx00000030; SPI=FEC1\_0000h

Bits	Description
15:4	Reserved.
3	r2msk25. Read-write. Reset: 0. When set to '1', R2VAL25 <_bit[1]_> will replace ROM Address[25] value when
	ROM2 range <_defined by LPC PCIx6C[31:0]_> is used to access ROM.
2	<b>r2msk24</b> . Read-write. Reset: 0. When set to '1', R2VAL24 <_bit[0]_> will replace ROM Address[24] value when
	ROM2 range <_defined by LPC PCIx6C[31:0]_> is used to access ROM.
1	r2val25. Read-write. Reset: 0.
	<b>Description</b> : When bit[3]=1, this bit will replace ROM Address[25] value when ROM2 range <_defined by LPC
	PCIx6C[31:0]_> is used to access ROM.
	When bit[3]=0, ROM Address[25] will be derived from Host Address.
0	r2val24. Read-write. Reset: 0.
	<b>Description</b> : When bit[2]=1, this bit will replace ROM Address[24] value when ROM2 range <_defined by LPC
	PCIx6C[31:0]_> is used to access ROM.
	When bit[2]=0, ROM Address[24] will be derived from Host Address.

### SPIx00000032 (FCH::LPCHOSTSPIREG::spi100\_dummy\_cycle\_config\_register)

Read-write. Reset: 4608h.

The cycle count for mode bits shall be included in the Dummy Cycle Config Register.

For example, if ROM vendor requires 4 cycles of dummy bits and 2 cycles of mode bits in QPR Read, we should put 6 in QPR\_DummyCyc[3:0] register. As a result, FCH will send 1 byte of mode bits and 2 bytes of dummy bits through Dout, Din, WP# and HOLD# pins.

NOTE:

For IndexMode, the dummy byte should be programmed into the IndexMode FIFO. The SPI100 Dummy Cycle Config Registers are not for IndexMode dummy bytes.

\_aliasHOST; SPIx00000032; SPI=FEC1\_0000h

_undoire	551, 51 M00000002, 511 1E01_00001	
Bits	Description	
15:12	<b>dpr_dummycyc</b> . Read-write. Reset: 4h. Configure dummy cycle count for DPR READ <_1-2-2_> command.	
	The cycle count shall include the cycle counts for both mode bits and dummy bits. <_See NOTE_>	
11:8	<b>qpr_dummycyc</b> . Read-write. Reset: 6h. Configure dummy cycle count for QPR READ <_1-4-4_> command.	
	The cycle count shall include the cycle counts for both mode bits and dummy bits. <_See NOTE_>	
7:5	Reserved.	
4:0	<b>fastread_dummycyc</b> . Read-write. Reset: 08h. Configure dummy cycle count for FAST READ command.	

#### SPIx00000034 (FCH::LPCHOSTSPIREG::spi100\_rx\_timing\_config0\_register)

Read-write. Reset: 0000_0000h.		
_aliasHC	OST; SPIx00000034; SPI=FEC1_0000h	
Bits	Description	
31:5	Reserved.	
4	<b>flushhostprefetch</b> . Read-write. Reset: 0. If SW wants to fluxh the SPI100 Host prefetch buffer, SW can set this	
	bit and then clear it.	
3:0	Reserved.	

#### SPIx00000038 (FCH::LPCHOSTSPIREG::spi100\_rx\_timing\_config1\_register)

Reset: 0000_0000h.			
_aliasH0	_aliasHOST; SPIx00000038; SPI=FEC1_0000h		
Bits	Description		
31:0	Reserved.		

# SPIx0000003C (FCH::LPCHOSTSPIREG::spi100\_rx\_timing\_config2\_register)

Read-write. Reset: 8800h.		
_aliasHOST; SPIx0000003C; SPI=FEC1_0000h		
Bits I	Description	

	_
1	D J
15.11	Reserved.

# SPIx00000040 (FCH::LPCHOSTSPIREG::ddrcmdcode)

Read-write. Reset: 3Bh.	
_aliasH0	OST; SPIx00000040; SPI=FEC1_0000h
Bits	Description
7:0	<b>ddr_cmd</b> . Read-write. Reset: 3Bh. Command code of DDR <_1-1-2_> it is shadow register of SPI Extend
	register DDR_CMD

### SPIx00000041 (FCH::LPCHOSTSPIREG::qdrcmdcode)

	Read-write. Reset: 6Bh.	
Ī	_aliasHOST; SPIx00000041; SPI=FEC1_0000h	
	Bits	Description
	7:0	<b>qdr_cmd</b> . Read-write. Reset: 6Bh. Command code of QDR <_1-1-4_> it is shadow register of SPI Extend
		register QDR_CMD

### SPIx00000042 (FCH::LPCHOSTSPIREG::dprcmdcode)

Read-	Read-write. Reset: BBh.	
_aliasH0	_aliasHOST; SPIx00000042; SPI=FEC1_0000h	
Bits	Description	
7:0	<b>dpr_cmd</b> . Read-write. Reset: BBh. Command code of DPR <_1-2-2_> it is shadow register of SPI Extend	
	register DPR_CMD	

# SPIx00000043 (FCH::LPCHOSTSPIREG::qprcmdcode)

Read-write. Reset: EBh. When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:0] of Host\_Mem\_Reg:40h become read-only and

cannot be changed any more.

\_aliasHOST; SPIx00000043; SPI=FEC1\_0000h

Bits Description

# 7:0

**qpr\_cmd**. Read-write. Reset: EBh. Command code of QPR <\_1-4-4\_> it is shadow register of SPI Extend register QPR\_CMD

#### SPIx00000044 (FCH::LPCHOSTSPIREG::modebyte)

Rea	Read-write. Reset: 00h.	
_alia	_aliasHOST; SPIx00000044; SPI=FEC1_0000h	
Bi	ts	Description
7:	0	<b>modebyte</b> . Read-write. Reset: 00h. Whenever DPR_CMD or QPR_CMD is used, ModeByte is also sent out onto
		the SPI stream it is shadow register of SPI Extend register ModeByte

#### SPIx00000045 (FCH::LPCHOSTSPIREG::cmdcode)

Read-write. Reset: 00h.			
_aliasH0	_aliasHOST; SPIx00000045; SPI=FEC1_0000h		
Bits	Description		
7:0	<b>spi_opcode</b> . Read-write. Reset: 00h. When software uses the alternate program method to communicate with the		
	SPI ROM, this register contains the OPCODE <_command code_>.		

#### SPIx00000047 (FCH::LPCHOSTSPIREG::cmdtrigger)

		( )			
Read-write. Reset: 00h.					
_aliasHOST; SPIx00000047; SPI=FEC1_0000h					
	Bits	Bits Description			
	7	<b>execute</b> . Read-write. Reset: 0.			
		<b>Description</b> : Write 1 to execute the transaction in the alternate program registers. Writing 0 has no effect. When			
		the transaction is complete, this bit will return 0. If the command is an illegal command, the bit cannot be set and			

		thereby cannot execute.  Note: before set Execute=1 software should read Host_Mem_Regx4C[31]: SpiBusy=0 to make sure no SPI operation is going on.
	6:0	Reserved.

# SPIx00000048 (FCH::LPCHOSTSPIREG::txbytecount)

ſ	Read-write. Reset: 00h.				
	_aliasHOST; SPIx00000048; SPI=FEC1_0000h				
	Bits	its Description			
ſ	7:0	<b>txbytecount</b> . Read-write. Reset: 00h. Number of bytes to be sent to SPI ROM in Index mode. This number does	Ī		
		not include SPI_OpCode specified in offset 0x45			

# SPIx0000004B (FCH::LPCHOSTSPIREG::rxbytecount)

Read-write. Reset: 00h.		
_aliasHC	_aliasHOST; SPIx0000004B; SPI=FEC1_0000h	
Bits	Description	
7:0	<b>rxbytecount</b> . Read-write. Reset: 00h. Number of bytes to be received from the SPI ROM in Index mode.	

# SPIx0000004C (FCH::LPCHOSTSPIREG::spistatus)

	i /		
Read-only. Reset: 0000_0000h.			
_aliasHOST; SPIx0000004C; SPI=FEC1_0000h			
Bits	Description		
31	spibusy. Read-only. Reset: 0.		
	<b>Description</b> : 1: Spi bus is busy		
	0:Spi busy is idle		
30:8	Reserved.		
7:0	<b>donebytecount</b> . Read-only. Reset: 00h. Indicate how many bytes has been received or sent in previous spi		
	transaction		

# SPIx00000050 (FCH::LPCHOSTSPIREG::addr32ctrl0)

OI IAU	1300000000 (FGIILi Gi105151 IALGaddi52Ctilo)		
Read-v	d-write. Reset: 0C13_1200h.		
When	When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:0] of Host_Mem_Reg:50h become read-only and		
	cannot be changed any more.		
_aliasHO	aliasHOST; SPIx00000050; SPI=FEC1_0000h		
Bits	Bits Description		
31:24	freadcmd_addr_32. Read-write. Reset: 0Ch. Fast Read Command Code of 32-bit address mode		
23:16	readcmd_addr_32. Read-write. Reset: 13h. Read Command Code of 32-bit address mode		
15:8	<b>bytewrcmd_addr_32</b> . Read-write. Reset: 12h. Byte Program Command Code of 32-bit address mode		
7:1	Reserved.		
0	spi_rom_addr_32. Read-write. Reset: 0.		
	<b>Description</b> : 0: 24-bit address SPI ROM		
	1: 32-bit address SPI ROM		
	This bit can only be changed when Host_Mem_Regx00[31]: SpiBusy =0, since this bit will affect Host Address to		
	SPI ROM address mapping.		

SPIx00000054 (FCH::LPCHOSTSPIREG::addr32ctrl1)		
Read-write. Reset: ECBC_6C3Ch.		
When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:0] of Host_Mem_Reg:54h become read-only and		
cannot be changed any more.		
_aliasHOST; SPIx00000054; SPI=FEC1_0000h		
Bits Description		
31:24 <b>qpr_cmd_addr_32</b> . Read-write. Reset: ECh. QPR <_1-4-4_> Command Code of 32-bit address mode		

23:16	dpr_cmd_addr_32. Read-write. Reset: BCh. DPR <_1-2-2_> Command Code of 32-bit address mode
15:8	<b>qdr_cmd_addr_32</b> . Read-write. Reset: 6Ch. QDR <_1-1-4_> Command Code of 32-bit address mode
7:0	<b>ddr_cmd_addr_32</b> . Read-write. Reset: 3Ch. DDR <_1-1-2_> Command Code of 32-bit address mode

#### SPIx00000058 (FCH::LPCHOSTSPIREG::addr32ctrl2)

Read-write. Reset: 0000_4608h.		
_aliasHOST; SPIx00000058; SPI=FEC1_0000h		
Bits	Description	
31:16	Reserved.	
15:12	2 <b>dpr_dummycyc_addr_32</b> . Read-write. Reset: 4h. Configure dummy cycle count for DPR READ <_1-2-2_>	
	command in 32-bit address mode <_24-bit address mode at 0x32[15:12]_>.	
11:8	<b>qpr_dummycyc_addr_32</b> . Read-write. Reset: 6h. Configure dummy cycle count for QPR READ <_1-4-4_>	
	command in 32-bit address mode <_24-bit address mode at 0x32[11:8]_>.	
7:5	Reserved.	
4:0	fastread_dummycyc_addr_32. Read-write. Reset: 08h. Configure dummy cycle count for FAST READ	
	command in 32-bit address mode <_24-bit address mode at 0x32[4:0]_>	

#### SPIx0000005C (FCH::LPCHOSTSPIREG::addr32ctrl3)

Read-write. Reset: 0000\_0000h.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[7:0] of Host\_Mem\_Reg:5Ch become read-only and cannot be changed any more.

aliasHOST; SPIx0000005C; SPI=FEC1\_0000h

Bits	Description

31:8 Reserved.

7:0 **spirom\_page\_31\_24**. Read-write. Reset: 00h.

**Description**: Used for 32-bit address mode, produce SPIROMAddr[31:24]

use XOR.

SPIROMAddr[31:24] =

SPI\_ROM\_page[31:24] ^ HostMemAddr[31:24]

These bits can only be changed when Host\_Mem\_Regx00[31]: SpiBusy =0, since these bits will affect Host Address to SPI ROM address mapping.

### SPIx00000060 (FCH::LPCHOSTSPIREG::bar\_64mb\_rom3\_low)

Read-write. Reset: 0000\_0000h.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:26] of Host\_Mem\_Reg:60h become read-only and cannot be changed any more.

\_aliasHOST; SPIx00000060; SPI=FEC1\_0000h

Bits	Description	n

31:26 **bar\_64mb\_31\_26**. Read-write. Reset: 00h. Specify Base address [31:26] of 64MB BIOS ROM space.

25:0 Reserved.

#### SPIx00000064 (FCH::LPCHOSTSPIREG::bar\_64mb\_rom3\_high)

Read-write. Reset: 0000 00FDh.

When either bit[22] and/or bit[23] of offset 00h are cleared, bit[31:0] of Host\_Mem\_Reg:64h become read-only and cannot be changed any more.

aliasHOST; SPIx00000064; SPI=FEC1 0000h

D	D
Kite	Description

31:0 **bar\_64mb\_63\_32**. Read-write. Reset: 0000\_00FDh. Specify Base address [63:32] of 64MB BIOS ROM space.

#### SPIx00000080 (FCH::LPCHOSTSPIREG::fifo0)

Read-write. Reset: 00h.

\_aliasHOST; SPIx00000080; SPI=FEC1\_0000h

Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000081 (FCH::LPCHOSTSPIREG::fifo1)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx00000081; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word. Word, or Byte

### SPIx00000082 (FCH::LPCHOSTSPIREG::fifo2)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx00000082; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx00000083 (FCH::LPCHOSTSPIREG::fifo3)

		(
Read-write. Reset: 00h.		write. Reset: 00h.
ſ	_aliasH0	OST; SPIx00000083; SPI=FEC1_0000h
Ī	Bits	Description
Ī	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx00000084 (FCH::LPCHOSTSPIREG::fifo4)

Read-write. Reset: 00h.		write. Reset: 00h.
	aliasHC	OST; SPIx00000084; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx00000085 (FCH::LPCHOSTSPIREG::fifo5)

	· · · · · · · · · · · · · · · · · · ·	
Read	Read-write. Reset: 00h.	
_aliasH	IOST; SPIx00000085; SPI=FEC1_0000h	
Bits	Description	
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These	
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.	

# SPIx00000086 (FCH::LPCHOSTSPIREG::fifo6)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx00000086; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000087 (FCH::LPCHOSTSPIREG::fifo7)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx00000087; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000088 (FCH::LPCHOSTSPIREG::fifo8)

Read-write. Reset: 00h.		write. Reset: 00h.
	_aliasH0	OST; SPIx00000088; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
١		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx00000089 (FCH::LPCHOSTSPIREG::fifo9)

R	ead-	write. Reset: 00h.
_a	lliasHC	OST; SPIx00000089; SPI=FEC1_0000h
I	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx0000008A (FCH::LPCHOSTSPIREG::fifo10)

Read	-write. Reset: 00h.
_aliasF	IOST; SPIx0000008A; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx0000008B (FCH::LPCHOSTSPIREG::fifo11)

ſ	Read-	write. Reset: 00h.
	_aliasHC	OST; SPIx0000008B; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx0000008C (FCH::LPCHOSTSPIREG::fifo12)

	of Motorous (1 driver dried for median)	
Read-wr		write. Reset: 00h.
_aliasHOST; SPIx0000008C; SPI=FEC1_0000h		OST; SPIx0000008C; SPI=FEC1_0000h
	Bits Description	
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx0000008D (FCH::LPCHOSTSPIREG::fifo13)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx0000008D; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx0000008E (FCH::LPCHOSTSPIREG::fifo14)

_		,
Γ	Read-	write. Reset: 00h.
Γ	_aliasH0	OST; SPIx0000008E; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx0000008F (FCH::LPCHOSTSPIREG::fifo15)

01 1110	(1 011021 01100101 11 0101010)
Read-	write. Reset: 00h.
_aliasH0	OST; SPIx0000008F; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These

FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000090 (FCH::LPCHOSTSPIREG::fifo16)

Read-write. Reset: 00h.

\_aliasHOST; SPIx00000090; SPI=FEC1\_0000h

#### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000091 (FCH::LPCHOSTSPIREG::fifo17)

Read-write. Reset: 00h.

aliasHOST; SPIx00000091; SPI=FEC1\_0000h

#### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000092 (FCH::LPCHOSTSPIREG::fifo18)

Read-write. Reset: 00h.

aliasHOST; SPIx00000092; SPI=FEC1\_0000h

### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000093 (FCH::LPCHOSTSPIREG::fifo19)

Read-write. Reset: 00h.

\_aliasHOST; SPIx00000093; SPI=FEC1\_0000h

#### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000094 (FCH::LPCHOSTSPIREG::fifo20)

Read-write. Reset: 00h.

\_aliasHOST; SPIx00000094; SPI=FEC1\_0000h

#### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx00000095 (FCH::LPCHOSTSPIREG::fifo21)

Read-write, Reset: 00h.

\_aliasHOST; SPIx00000095; SPI=FEC1\_0000h

#### Bits Description

**fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000096 (FCH::LPCHOSTSPIREG::fifo22)

Read-write. Reset: 00h.

\_aliasHOST; SPIx00000096; SPI=FEC1\_0000h

#### Bits Description

7:0 **fifodata**. Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000097 (FCH::LPCHOSTSPIREG::fifo23)

Read-write. Reset: 00h.

aliasHOST; SPIx00000097; SPI=FEC1 0000h

Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx00000098 (FCH::LPCHOSTSPIREG::fifo24)

Read-	Read-write. Reset: 00h.		
_aliasHOST; SPIx00000098; SPI=FEC1_0000h			
Bits	Description		
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These		
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.		

#### SPIx00000099 (FCH::LPCHOSTSPIREG::fifo25)

ľ	Read-	write. Reset: 00h.
	_aliasHC	OST; SPIx00000099; SPI=FEC1_0000h
Ī	Bits	Description
Ī	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
1		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx0000009A (FCH::LPCHOSTSPIREG::fifo26)

		(
1	Read-	write. Reset: 00h.
Г	aliasHC	OST; SPIx0000009A; SPI=FEC1_0000h
Bits Description		Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx0000009B (FCH::LPCHOSTSPIREG::fifo27)

ſ	Read-	write. Reset: 00h.
	_aliasH0	OST; SPIx0000009B; SPI=FEC1_0000h
ſ	Bits	Description
ſ	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx0000009C (FCH::LPCHOSTSPIREG::fifo28)

ead-v	write. Reset: 00h.
cuu	Witter resett vom
liasHC	OST; SPIx0000009C; SPI=FEC1_0000h
Bits Description	
110	Description
7.0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	induta. Read write. Reset, oon, Bata 111 o byte 14 which ased in command mode to send of receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.
3	iasHC Bits 7:0

# SPIx0000009D (FCH::LPCHOSTSPIREG::fifo29)

Read-	write. Reset: 00h.
_aliasH	OST; SPIx0000009D; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx0000009E (FCH::LPCHOSTSPIREG::fifo30)

-		
]	Read-	write. Reset: 00h.
Γ.	aliasHC	OST; SPIx0000009E; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx0000009F (FCH::LPCHOSTSPIREG::fifo31)

R	ead-	write. Reset: 00h.
	liasH(	OST; SPIx0000009F; SPI=FEC1_0000h
]	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A0 (FCH::LPCHOSTSPIREG::fifo32)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000A0; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000A1 (FCH::LPCHOSTSPIREG::fifo33)

Read	l-write. Reset: 00h.
_aliasI	HOST; SPIx000000A1; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A2 (FCH::LPCHOSTSPIREG::fifo34)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx000000A2; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A3 (FCH::LPCHOSTSPIREG::fifo35)

		(**************************************
	Read-	write. Reset: 00h.
	_aliasHC	OST; SPIx000000A3; SPI=FEC1_0000h
Bits Description		Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A4 (FCH::LPCHOSTSPIREG::fifo36)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000A4; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000A5 (FCH::LPCHOSTSPIREG::fifo37)

Read	-write. Reset: 00h.
_aliasF	HOST; SPIx000000A5; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000A6 (FCH::LPCHOSTSPIREG::fifo38)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000A6; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These

FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A7 (FCH::LPCHOSTSPIREG::fifo39)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx000000A7; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000A8 (FCH::LPCHOSTSPIREG::fifo40)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000A8; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000A9 (FCH::LPCHOSTSPIREG::fifo41)

Read-	write. Reset: 00h.
_aliasH	OST; SPIx000000A9; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000AA (FCH::LPCHOSTSPIREG::fifo42)

Re	ad-	write. Reset: 00h.
_alia	isH(	OST; SPIx000000AA; SPI=FEC1_0000h
Bi	ts	Description
7:	0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000AB (FCH::LPCHOSTSPIREG::fifo43)

Read-write. Reset: 00h.		write. Reset: 00h.
ſ	_aliasHC	OST; SPIx000000AB; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
ı		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000AC (FCH::LPCHOSTSPIREG::fifo44)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000AC; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000AD (FCH::LPCHOSTSPIREG::fifo45)

01 210 00 00 01 12 (1 011 01 01 12 0 01 12 0 0 0 1 12 0 0 0 1 12 0 0 0 1 12 0 0 0 0	
Read	-write. Reset: 00h.
_aliasH	IOST; SPIx000000AD; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000AE (FCH::LPCHOSTSPIREG::fifo46)

Read-write. Reset: 00h.	
_aliasHOST; SPIx000000AE; SPI=FEC1_0000h	٦

	Bits	Description
ĺ	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
l		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000AF (FCH::LPCHOSTSPIREG::fifo47)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx000000AF; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000B0 (FCH::LPCHOSTSPIREG::fifo48)

ſ	Read-	write. Reset: 00h.
	_aliasHC	OST; SPIx000000B0; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
1		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000B1 (FCH::LPCHOSTSPIREG::fifo49)

Read-write. Reset: 00h.		write. Reset: 00h.
Ī	_aliasH0	OST; SPIx000000B1; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B2 (FCH::LPCHOSTSPIREG::fifo50)

Read-write. Reset: 00h.		write. Reset: 00h.
	aliasHC	OST; SPIx000000B2; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B3 (FCH::LPCHOSTSPIREG::fifo51)

Read-write. Reset: 00h.	
_aliasH0	OST; SPIx000000B3; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B4 (FCH::LPCHOSTSPIREG::fifo52)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000B4; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000B5 (FCH::LPCHOSTSPIREG::fifo53)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000B5; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B6 (FCH::LPCHOSTSPIREG::fifo54)

	Read-	write. Reset: 00h.
	_aliasHC	OST; SPIx000000B6; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
١		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B7 (FCH::LPCHOSTSPIREG::fifo55)

Read	-write. Reset: 00h.
_aliasF	IOST; SPIx000000B7; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B8 (FCH::LPCHOSTSPIREG::fifo56)

ľ	Read-write. Reset: 00h.	
Ī	_aliasHC	OST; SPIx000000B8; SPI=FEC1_0000h
	Bits Description	
Ī	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
1		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000B9 (FCH::LPCHOSTSPIREG::fifo57)

Read-write. Rese		write. Reset: 00h.
_al	iasHC	OST; SPIx000000B9; SPI=FEC1_0000h
В	its	Description
7	<b>':0</b>	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000BA (FCH::LPCHOSTSPIREG::fifo58)

Read-write. Reset: 00h.		
_alias	HOST; SPIx000000BA; SPI=FEC1_0000h	
Bits	Description	
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These	
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.	

# SPIx000000BB (FCH::LPCHOSTSPIREG::fifo59)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx000000BB; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000BC (FCH::LPCHOSTSPIREG::fifo60)

Read-	-write. Reset: 00h.
_aliasH	OST; SPIx000000BC; SPI=FEC1_0000h
Bits Description	
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000BD (FCH::LPCHOSTSPIREG::fifo61)

01 1110	(1 011/121 01100 101 1111 0 111100 1)
Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000BD; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These

FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000BE (FCH::LPCHOSTSPIREG::fifo62)

Read-	write. Reset: 00h.
_aliasHC	OST; SPIx000000BE; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000BF (FCH::LPCHOSTSPIREG::fifo63)

Read-	write. Reset: 00h.	
_aliasH0	_aliasHOST; SPIx000000BF; SPI=FEC1_0000h	
Bits	Description	
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These	
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.	

### SPIx000000C0 (FCH::LPCHOSTSPIREG::fifo64)

Read-	write. Reset: 00h.
_aliasH	OST; SPIx000000C0; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000C1 (FCH::LPCHOSTSPIREG::fifo65)

Read-	write. Reset: 00h.
_aliasH0	OST; SPIx000000C1; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000C2 (FCH::LPCHOSTSPIREG::fifo66)

ĺ	Read-write. Reset: 00h.	
	_aliasHC	OST; SPIx000000C2; SPI=FEC1_0000h
	Bits	Description
	7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
		FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

### SPIx000000C3 (FCH::LPCHOSTSPIREG::fifo67)

	,
Read-write. Reset: 00h.	
_aliasH	OST; SPIx000000C3; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000C4 (FCH::LPCHOSTSPIREG::fifo68)

Read-write. Reset: 00h.	
_aliasH0	OST; SPIx000000C4; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000C5 (FCH::LPCHOSTSPIREG::fifo69)

Read-write. Reset: 00h.	
_aliasHOST; SPIx000000C5; SPI=FEC1_0000h	

Bit	S Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000C6 (FCH::LPCHOSTSPIREG::fifo70)

Read-write. Reset: 00h.	
_aliasH0	OST; SPIx000000C6; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

# SPIx000000C7 (FCH::LPCHOSTSPIREG::fifo71)

Read-write. Reset: 00h.	
_aliasHC	OST; SPIx000000C7; SPI=FEC1_0000h
Bits	Description
7:0	<b>fifodata</b> . Read-write. Reset: 00h. Data FiFo byte N which used in command mode to send or receive data. These
	FIFO can only be written in Byte, but they can be read in Double-word, Word, or Byte.

#### SPIx000000FC (FCH::LPCHOSTSPIREG::spi\_misccntrl)

OI IM	of involution of the control of the	
Read-	write. Reset: 0000h.	
_aliasHC	OST; SPIx000000FC; SPI=FEC1_0000h	
Bits	Description	
15:11	Reserved.	
10	psp_own_spi. Read-write. Reset: 0. Read Only. Value of PSPxFC[5]	
9	hfp_own_spi. Read-write. Reset: 0. Read Only. Value of HFPxFC[5]	
8	Reserved.	
7	<b>en_map_spi_bx_to_cfg</b> . Read-write. Reset: 0. When set to 1, write/read to SPIxB0 xBF will be map to write/read	
	LPC PCICFGxB0 xBF. This will allow processor to do SPI DMA Copy <_controlled by LPC PCICFGxB0	
	xB9_> through SPI Register space.	
6	<b>romcp_new_scheme</b> . Read-write. Reset: 0.	
	<b>Description</b> : Set to '1' to allow direct or Index mode memory read to SPI ROM to be 'inserted' between SPI DMA	
	Copy cache line transfer	
	If this bit is '0', software should not do any SPI Memory read during SPI DMA Copy operation	
5	hbios_spimutex. Read-write. Reset: 0.	
	<b>Description</b> : 0: Host-BIOS doesn't own SpiMutex	
	1: Host-BIOS owns SpiMutex	
	Host-BIOS can't write the bit to 1 if the SpiMutex is owned by PSP <_PSPxFC[5]=1_> or Host-FP	
	<_HFPxFC[5]=1_>	
4:0	Reserved.	

# 7.2.3.3 eSPI Registers

The MMIO base address for accessing eSPI registers is defined in FCH::LPCPCICFG::spi\_base\_addr.

ESPI	x00000000 (FCH::ITF::ESPI::DN_TXHDR_0th)
Reset:	0000_0000h.
_aliasHC	OST; ESPIx00000000; ESPI=FEC2_0000h
Bits	Description
31:24	DNCMD_HDATA2. Read-write. Reset: 00h.
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE

Indipendent channel command selected:

Reserved, Always be 00h

Peripheral selected: Length[7:0]

VW selected: Reserved, Always be 00h

OOB selected: Length[7:0] FLASH selected: Length[7:0]

### 23:16 **DNCMD HDATA1**. Read-write. Reset: 00h.

**Description**: The definition for this field is depended on SW\_CMD\_TYPE

Independent channel command selected:

Addres [7:0] of SET\_CONFIGURATION/GET\_CONFIGURATION

Bit[1:0] needs to be 00.

Note: In-Band command. These bits are ignored.

Peripheral selected

[23:20]: Tag

[19:16]: Length[11:8]

VW selected: Reserved, Always be 00h

OOB selected: [23:20]: Tag

[19:16]: Length[11:8]

FLASH selected:

[23:20]: Tag

[19:16]: Length[11:8]

## 15:8 **DNCMD\_HDATA0**. Read-write. Reset: 00h.

**Description**: The definition for this field is depended on SW\_CMD\_TYPE.

Independent command selected:

Address [15:8] of SET\_CONFIGURATION/GET\_CONFIGURATION.

[15:12]:0h

[11:8]: address[11:8]

Note: In-Band command. These bits are ignored.

Peripheral selected:

- a) SW programs this byte to be Message cycle type(0001xxxy) to instruct the eSPI controller send down peripheral message with data(8 bytes+data byte N) or without data(total 8 bytes)
- b) SW programs this byte to be 'nsuccessful completion to instruct the eSPI controller send down unsuccessful completion

VW selected: It indicates the Virtual Wire Count will be send down. Bit[5:0] represends how many Virtual Wire groups to be communicated in the same packets.

NOTE: In the current design, it is limited to 16 groups(bit[5:4]=00) to save the registers needed. Only 8 indexes are defined In current eSPI spec v0.7.

OOB selected: SW programs this byte to be 0x21 to instruct the eSPI controller send send down Tunneled SMBUS message to slave

SW prgrames this byte to be CycleType for Flash Completion, including Cpl/Unsuccessful Cpl/CplD

#### 7:6 Reserved.

### 5:4 **SLAVE\_SEL**. Read-write. Reset: 0h. 00: Slave0. others: Reserved

## 3 **DNCMD\_STATUS**. Read, Write-0-only. Reset: 0.

**Description**: RW0C.

Set: The bit needs to be set last by Software after all eSPI specific registers are all programmed to inform the protocoal layer to send down command or packet.

Clear: Hardware will automatically clear this bit after the packet is sent down.

#### 2:0 **DNCMD\_TYPE**. Read-write. Reset: 0h.

**Description**: TX Command Type:

000: Set Configuration (Independent command)

001: Get Configuration (Independent command)

010: In-band RESET command (Independent command)
011: Peripheral Unsuccesful Cpl down stream
100: Peripheral Channel message down stream
101: VW Channel down stream
110: OOB Channel down stream
111: Flash Channel Cpl/CplD/Unsuccesful Cpl down stream

# ESPIx00000004 (FCH::ITF::ESPI::DN\_TXHDR\_1)

	(1 CIIII LOI I LIV_1/2 III LIV_1)	
	Read-write. Reset: 0000_0000h.	
	OST; ESPIx00000004; ESPI=FEC2_0000h	
	Description	
31:24	<b>DNCMD_HDATA6</b> . Read-write. Reset: 00h.	
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE	
	Indipendent channel command selected: data[31:24]	
	Peripheral selected : Message specific byte 2	
	VW selected: Reserved, Always be 00h	
	OOB selected: Reserved, Always be 00h	
	FLASH selected: Reserved, Always be 00h	
23:16	DNCMD_HDATA5. Read-write. Reset: 00h.	
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE	
	Indipendent channel command selected: data[23:16]	
	Peripheral selected : Message specific byte 1	
	VW selected: Reserved, Always be 00h	
	OOB selected:	
	SMBus Byte Count. Need to program not greater than 128bytes	
	FLASH selected: Reserved, Always be 00h	
15:8	DNCMD_HDATA4. Read-write. Reset: 00h.	
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE	
	Indipendent channel command selected:	
	data[15:8]	
	Peripheral selected : Message specific byte 0	
	VW selected: Reserved, Always be 00h	
	OOB selected: SMBus Command Op Code.	
	FLASH selected: Reserved, Always be 00h	
7:0	DNCMD_HDATA3. Read-write. Reset: 00h.	
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE	
	Indipendent channel command selected: data[7:0]	
	Peripheral selected : Message code [7:0]	
	VW selected: Reserved, Always be 00h	
	OOB selected:	
	SMBus Slave Address. Bit[0] needs to program to 1	
	FLASH selected: Reserved, Always be 00h	

# ESPIx00000008 (FCH::ITF::ESPI::DN\_TXHDR\_2)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH	_aliasHOST; ESPIx00000008; ESPI=FEC2_0000h	
Bits	Description	
31:8	Reserved.	
7:0	DNCMD_HDATA7. Read-write. Reset: 00h.	
	<b>Description</b> : The definition for this field is depended on SW_CMD_TYPE	
	Indipendent channel command selected: Reserved, Always be 00h	
	Peripheral selected : Message specific byte 3	

VW selected: Reserved, Always be 00h OOB selected: Reserved, Always be 00h FLASH selected: Reserved, Always be 00h

#### ESPIx000000C (FCH::ITF::ESPI::DN\_TXDATA\_PORT)

Read-write. Reset: 0000 0000h. aliasHOST: ESPIx0000000C: ESPI=FEC2 0000h Bits Description 31:24 **DN\_TXDATA\_B3**. Read-write. Reset: 00h. **Description**: The definition for this field is depended on SW\_CMD\_TYPE Indipendent channel command selected: Reserved, Always be 00h Peripheral selected: Message Data DWn[31:24] VW selected: VW Index Group 2n+1 data OOB selected: OOB Message DWn[31:24] FLASH selected: Flash Cpl Data DWn[31:24] 23:16 **DN\_TXDATA\_B2**. Read-write. Reset: 00h. **Description**: The definition for this field is depended on SW CMD TYPE Indipendent channel command selected: Reserved, Always be 00h Peripheral selected: Message Data DWn[23:16] VW selected: VW Index Group 2n+1 OOB selected: OOB Message DWn[23:16] FLASH selected: Flash Cpl Data DWn[23:16] 15:8 DN\_TXDATA\_B1. Read-write. Reset: 00h. **Description**: The definition for this field is depended on SW CMD TYPE Indipendent channel command selected: Reserved, Always be 00h Peripheral selected: Message Data DWn[15:8] VW selected: VW Index Group 2n Data OOB selected: OOB Message DWn[15:8] FLASH selected: Flash Cpl Data DWn[15:8] 7:0 **DN\_TXDATA\_B0**. Read-write. Reset: 00h. **Description**: The definition for this field is depended on SW CMD TYPE Indipendent channel command selected: Reserved, Always be 00h Peripheral selected: Message Data DWn[7:0] VW selected: VW Index Group 2n OOB selected: OOB Message DWn[7:0] FLASH selected: Flash Cpl Data DWn[7:0]

#### ESPIx00000010 (FCH::ITF::ESPI::UP RXHDR 0)

	(1 011/1111 (1201 1/101 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Reset:	0000_0000h.
_aliasHC	OST; ESPIx00000010; ESPI=FEC2_0000h
Bits	Description
31:24	UPCMD_HDATA2. Read-only. Reset: 00h.
	<b>Description</b> : RX_LOW_LEN:
	This field store the Length[7:0] from GET_FLASH_NP/GET_OOB
	[31:24] Length[7:0]
23:16	UPCMD_HDATA1. Read-only. Reset: 00h.
	<b>Description</b> : RX_TAG_LEN:
	This field store the Tag and Length[11:8] which from eSPI packet received by GET_FLASH_NP/GET_OOB
	[23:20], Tag
	[19:16] Length[11:8]
15:8	<b>UPCMD_HDATA0</b> . Read-only. Reset: 00h. Cycle Type This field store the cycle type from GET_FLASH_NP
	and GET_OOB

7:6	Reserved.
5:4	SLAVE_SEL. Read-only. Reset: 0h.
	<b>Description</b> : Slave N Received selected
	00: The upstream packet is from Slave0
	Others: Reserved
3	UPCMD_STATUS. Read,Write-1-to-clear. Reset: 0.
	<b>Description</b> : RW0C Valid bit Status:
	This bit will be set after received OOB message packet or Flash request packet, and eSPI will not send
	down another GET_OOB or GET_FLASH_NP before the Valid bit cleared by SW.
	This bit can be cleared by SW writing 1 to this field.
2:0	UPCMD_TYPE. Read-only. Reset: 0h.
	<b>Description</b> : 000: Flash Channel Request (GET_FLASH_NP)
	001: Upstream OOB message (GET_OOB) Others: Reserved.

## ESPIx00000014 (FCH::ITF::ESPI::UP RXHDR 1)

ESPIX	:00000014 (FCH::TTF::ESPI::UP_RXHDR_1)
Read-	only. Reset: 0000_0000h.
_aliasHC	OST; ESPIx00000014; ESPI=FEC2_0000h
Bits	Description
31:24	UPCMD_HDATA6. Read-only. Reset: 00h.
	<b>Description</b> : The definition for this field is depended on RX_REQ_TYPE
	OOB selected: Reserved
	FLASH selected: Addess[7:0]
23:16	UPCMD_HDATA5. Read-only. Reset: 00h.
	<b>Description</b> : The definition for this field is depended on RX_REQ_TYPE
	OOB selected: SMBus Byte Count
	FLASH selected: Addess[15:8]
15:8	UPCMD_HDATA4. Read-only. Reset: 00h.
	<b>Description</b> : The definition for this field is depended on RX_REQ_TYPE
	OOB selected: SMBus Command Opcode
	FLASH selected: Addess[23:16]
7:0	UPCMD_HDATA3. Read-only. Reset: 00h.
	<b>Description</b> : The definition for this field is depended on RX_REQ_TYPE
	OOB selected SMBus Slave Address
	FLASH selected Addess[31:24]

## ESPIx00000018 (FCH::ITF::ESPI::UP\_RXDATA\_PORT)

	·
Read-only. Reset: 0000_0000h.	
_aliasHOST; ESPIx00000018; ESPI=FEC2_0000h	
Bits	Description
31:0	UP_RXDATA. Read-only. Reset: 0000_0000h.

# ESPIx0000001C (FCH::ITF::ESPI::RESERVED\_REG0)

Read-write. Reset: 0000_0000h.		
_aliasH0	_aliasHOST; ESPIx0000001C; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

# ESPIx00000020 (FCH::ITF::ESPI::RESERVED\_REG1)

Read-write. Reset: 0000_0000h.	
_aliasHOST; ESPIx00000020; ESPI=FEC2_0000h	
Bits	Description
31:0	Reserved.

Read-write. Reset: 0000_0000h.	
_aliasHOST; ESPIx00000024; ESPI=FEC2_0000h	
Bits	Description

# ESPIx0000002C (FCH::ITF::ESPI::MASTER CAP)

ESPIX	ESPIX0000002C (FCH::ITF::ESPI::MASTER_CAP)	
	Read-only. Reset: Fixed,E649_E91Fh.	
_aliasHC	OST; ESPIx0000002C; ESPI=FEC2_0000h	
Bits	Description	
31	CRC_CHECK_SUPPORT. Read-only. Reset: Fixed,1.	
30	ALERT_MODE_SUPPORT. Read-only. Reset: Fixed,1.	
29:28	<b>IO_MODE_SUPPORT</b> . Read-only. Reset: Fixed,2h. IO Mode support by Controller, Quad mode, Dual mode,	
	single mode	
27:25	CLK_FREQ_SUPPORT. Read-only. Reset: Fixed,3h. Operating Support Frequency 16.7 MHz, 33 MHz, 66	
	MHz	
24:22	SLAVE_NUM. Read-only. Reset: Fixed,1h.	
21:19	<b>PR_MAX_SIZE</b> . Read-only. Reset: Fixed,1h. 64 bytes address aligned max payload size.	
18:13	VW_MAX_SIZE. Read-only. Reset: Fixed,0Fh. Operating Maximum Virtual Wire Count support	
12:10	OOB_MAX_SIZE. Read-only. Reset: Fixed,2h. 128 bytes max payload size	
9:7	FLASH_MAX_SIZE. Read-only. Reset: Fixed,2h. 128 bytes max payload size	
6:4	ESPI_VERSION. Read-only. Reset: Fixed,1h.	
3	PR_SUPPORT. Read-only. Reset: Fixed,1.	
2	VW_SUPPORT. Read-only. Reset: Fixed,1.	
1	OOB_SUPPORT. Read-only. Reset: Fixed,1.	
0	FLASH_SUPPORT. Read-only. Reset: Fixed,1.	

## ESPIx0000003C (FCH::ITF::ESPI::MISC\_CONTROL\_1)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx0000003C; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

## ESPIx00000044 (FCH::ITF::ESPI::SLAVE0\_IO\_BASE\_REG0)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000044; ESPI=FEC2_0000h	
Bits	Description	
31:16	RANGE1. Read-write. Reset: 0000h. IO decode base address for Range 1	
15:0	RANGEO. Read-write. Reset: 0000h. IO decode base address for Range 0	

# ESPIx00000048 (FCH::ITF::ESPI::SLAVE0\_IO\_BASE\_REG1)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000048; ESPI=FEC2_0000h	
Bits	Description	
31:16	RANGE3. Read-write. Reset: 0000h. IO decode base address for Range 3	
15:0	RANGE2. Read-write. Reset: 0000h. IO decode base address for Range 2	

## ESPIx0000004C (FCH::ITF::ESPI::SLAVE0\_IO\_SIZE)

Read-write. Reset: 0000_0000h.	
_aliasHOST; ESPIx0000004C; ESPI=FEC2_0000h	
Bits Description	
31:24 RANGE3. Read-write. Reset: 00h. Programmable IO Range3 size	

23:	6 RANGE2. Read-write. Reset: 00h. Programmable IO Range2 size
15	8 RANGE1. Read-write. Reset: 00h. Programmable IO Range1 size
7:	RANGEO. Read-write. Reset: 00h. Programmable IO RangeO size

### ESPIx00000050 (FCH::ITF::ESPI::SLAVE0\_MMIO\_BASE\_REG0)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000050; ESPI=FEC2_0000h	
Bits	Description	
31:0	RANGEO. Read-write. Reset: 0000_0000h. MMIO decode base address for Range 0	

### ESPIx00000054 (FCH::ITF::ESPI::SLAVE0\_MMIO\_BASE\_REG1)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx00000054; ESPI=FEC2_0000h	
Bits	Description	
31:0	RANGE1. Read-write. Reset: 0000_0000h. MMIO decode base address for Range 1	

## ESPIx00000058 (FCH::ITF::ESPI::SLAVE0\_MMIO\_BASE\_REG2)

Read-write. Reset: 0000_0000h.		
_aliasH0	_aliasHOST; ESPIx00000058; ESPI=FEC2_0000h	
Bits	Description	
31:0	RANGE2. Read-write. Reset: 0000_0000h. MMIO decode base address for Range 2	

### ESPIx0000005C (FCH::ITF::ESPI::SLAVE0\_MMIO\_BASE\_REG3)

	·	
Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx0000005C; ESPI=FEC2_0000h	
Bits	Description	
31:0	RANGE3. Read-write. Reset: 0000_0000h. MMIO decode base address for Range 3	

### ESPIx00000060 (FCH::ITF::ESPI::SLAVE0\_MMIO\_SIZE\_REG0)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000060; ESPI=FEC2_0000h	
Bits	Description	
31:16	RANGE1. Read-write. Reset: 0000h. Programmable MMIO Range1 size.	
15:0	RANGEO. Read-write. Reset: 0000h. Programmable MMIO RangeO size.	

### ESPIx00000064 (FCH::ITF::ESPI::SLAVE0 MMIO SIZE REG1)

Read-v	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000064; ESPI=FEC2_0000h	
Bits	Description	
31:16	RANGE3. Read-write. Reset: 0000h. Programmable MMIO Range3 size.	
15:0	RANGE2. Read-write. Reset: 0000h. Programmable MMIO Range2 size.	

#### ESPIx00000068 (FCH::ITF::ESPI::SLAVE0 CONFIG)

<b>LOI</b> 12	EST MANAGOROUS (T CTIMITT MEST MISELY ES_COTA TG)		
Read-	Read-write. Reset: 0000_0000h.		
_aliasH0	OST; ESPIx00000068; ESPI=FEC2_0000h		
Bits	Description		
31	CRC_CHECK_EN. Read-write. Reset: 0.		
30	ALERT_MODE_SEL. Read-write. Reset: 0.		
	<b>Description</b> : 0b: IO bit1 pin is used to signal the Alert event.		
	1b: A dedicated Alert# pin is used to signal the Alert event.		
	Note: This bit can only be 0 in a single master-single slave topology. For single master-multiple slave topology,		
	this bit must be programmed to 1.		
29:28	IO MODE SEL. Read-write. Reset: 0h. I/O Mode Select. 00 Single I/O 01 Dual I/O 10 Quad I/O 11 Reserved.		

27:25	CLK_FREQ_SEL. Read-write. Reset: 0h.
	<b>Description</b> : Operating Frequency: 000 16.6 MHz 001 33 MHz 010 66 MHz
	Others Reserved.
24:4	Reserved.
3	PR_EN. Read-write. Reset: 0.
2	VW_EN. Read-write. Reset: 0.
1	OOB_EN. Read-write. Reset: 0.
0	FLASH_EN. Read-write. Reset: 0.

# ESPIx0000006C (FCH::ITF::ESPI::SLAVE0\_INT\_EN)

ESPIX	ESPIXUUUUUUGC (FCH::11F::ESPI::SLAVEU_IN1_EN)	
	Read-write. Reset: 0000_0000h.	
	OST; ESPIx0000006C; ESPI=FEC2_0000h	
Bits	Description	
31	FLASH_REQ_INT_EN. Read-write. Reset: 0.	
30	<b>RXOOB_INT_EN</b> . Read-write. Reset: 0.	
29	RXMSG_INT_EN. Read-write. Reset: 0.	
28	DNCMD_INT_EN. Read-write. Reset: 0.	
27	RXVW_GRP3_INT_EN. Read-write. Reset: 0.	
26	RXVW_GRP2_INT_EN. Read-write. Reset: 0.	
25	RXVW_GRP1_INT_EN. Read-write. Reset: 0.	
24	RXVW_GRP0_INT_EN. Read-write. Reset: 0.	
23:20	Reserved.	
19	WDG_TIMEOUT_INT_EN. Read-write. Reset: 0.	
18	MST_ABORT_INT_EN. Read-write. Reset: 0.	
17:16	Reserved.	
15	PROTOCOL_ERR_INT_EN. Read-write. Reset: 0.	
14	<b>RXFLASH_OVERFLOW_INT_EN</b> . Read-write. Reset: 0.	
13	RXMSG_OVERFLOW_INT_EN. Read-write. Reset: 0.	
12	RXOOB_OVERFLOW_INT_EN. Read-write. Reset: 0.	
11	ILLEGAL_LEN_INT_EN. Read-write. Reset: 0.	
10	ILLEGAL_TAG_INT_EN. Read-write. Reset: 0.	
9	UNSUCSS_CPL_INT_EN. Read-write. Reset: 0.	
8	INVALID_CT_INT_EN. Read-write. Reset: 0.	
7	INVALID_RSP_INT_EN. Read-write. Reset: 0.	
6	NON_FATAL_ERR_INT_EN. Read-write. Reset: 0.	
5	FATAL_ERR_INT_EN. Read-write. Reset: 0.	
4	NO_RSP_INT_EN. Read-write. Reset: 0.	
3	Reserved.	
2	CRC_ERR_INT_EN. Read-write. Reset: 0.	
1	WAIT_TIMEOUT_INT_EN. Read-write. Reset: 0.	
0	BUS_ERR_INT_EN. Read-write. Reset: 0.	

## ESPIx00000070 (FCH::ITF::ESPI::SLAVE0\_INT\_STS)

	,	
Read,	Read,Write-1-to-clear. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx00000070; ESPI=FEC2_0000h	
Bits	Description	
31	FLASH_REQ_INT. Read,Write-1-to-clear. Reset: 0.	
30	<b>RXOOB_INT</b> . Read, Write-1-to-clear. Reset: 0.	
29	RXMSG_INT. Read, Write-1-to-clear. Reset: 0.	
28	<b>DNCMD_INT</b> . Read, Write-1-to-clear. Reset: 0.	

27	RXVW_GRP3_INT. Read,Write-1-to-clear. Reset: 0.
26	RXVW_GRP2_INT. Read,Write-1-to-clear. Reset: 0.
25	RXVW_GRP1_INT. Read,Write-1-to-clear. Reset: 0.
24	<b>RXVW_GRP0_INT</b> . Read, Write-1-to-clear. Reset: 0.
23:20	Reserved.
19	<b>WDG_TIMEOUT_INT</b> . Read, Write-1-to-clear. Reset: 0.
18	MST_ABORT_INT. Read,Write-1-to-clear. Reset: 0.
17:16	Reserved.
15	PROTOCOL_ERR_INT. Read, Write-1-to-clear. Reset: 0.
14	RXFLASH_OVERFLOW_INT. Read,Write-1-to-clear. Reset: 0.
13	RXMSG_OVERFLOW_INT. Read,Write-1-to-clear. Reset: 0.
12	RXOOB_OVERFLOW_INT. Read,Write-1-to-clear. Reset: 0.
11	ILLEGAL_LEN_INT. Read,Write-1-to-clear. Reset: 0.
10	ILLEGAL_TAG_INT. Read,Write-1-to-clear. Reset: 0.
9	UNSUCSS_CPL_INT. Read,Write-1-to-clear. Reset: 0.
8	UNKNOWN_CT_INT. Read,Write-1-to-clear. Reset: 0.
7	UNKNOWN_RSP_INT. Read,Write-1-to-clear. Reset: 0.
6	NON_FATAL_ERR_INT. Read,Write-1-to-clear. Reset: 0.
5	FATAL_ERR_INT. Read,Write-1-to-clear. Reset: 0.
4	NO_RSP_INT. Read,Write-1-to-clear. Reset: 0.
3	Reserved.
2	CRC_ERR_INT. Read,Write-1-to-clear. Reset: 0.
1	WAIT_TIMEOUT_INT. Read,Write-1-to-clear. Reset: 0.
0	BUS_ERR_INT. Read, Write-1-to-clear. Reset: 0.

# ESPIx00000074 (FCH::ITF::ESPI::SLAVE0\_RXMSG\_HDR0)

Read-	Read-only. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx00000074; ESPI=FEC2_0000h	
Bit s	Bit s Description	
31:24	BYTE3. Read-only. Reset: 00h. Received Peripheral Message code	
23:16	BYTE2. Read-only. Reset: 00h. Received Peripheral Message Length[7:0]	
15:8	<b>BYTE1</b> . Read-only. Reset: 00h. [15:12]: Tag [11:8]: Length[11:8]	
7:0	CYCLETYPE. Read-only. Reset: 00h. CycleType[7:0] for Peripheral Msg/MsgD	

### ESPIx00000078 (FCH::ITF::ESPI::SLAVE0\_RXMSG\_HDR1)

Read-o	Read-only. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000078; ESPI=FEC2_0000h	
Bit s	Description	
31:24	SPECIFIC_BYTE3. Read-only. Reset: 00h. Peripheral Message Specific Byte3	
23:16	SPECIFIC_BYTE2. Read-only. Reset: 00h. Peripheral Message Specific Byte2	
15:8	SPECIFIC_BYTE1. Read-only. Reset: 00h. Peripheral Message Specific Byte1	
7:0	SPECIFIC_BYTE0. Read-only. Reset: 00h. Peripheral Message Specific Byte0	

## ESPIx0000007C (FCH::ITF::ESPI::SLAVE0\_RXMSG\_DATA\_PORT)

Read-only. Reset: 0000_0000h.	
_aliasHOST; ESPIx0000007C; ESPI=FEC2_0000h	
Bits Description	
31:0 RXMSG_DATA. Read-only. Reset: 0000_0000h.	

## ESPIx00000080 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG0)

Read-write. Reset: 0000\_0000h.

_aliasH0	_aliasHOST; ESPIx00000080; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

#### ESPIx00000084 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG1)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000084; ESPI=FEC2_0000h	
Bits	Description	

## ESPIx00000088 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG2)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000088; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

### ESPIx0000008C (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG3)

Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx0000008C; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

## ESPIx00000090 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG4)

Read-	Read-write. Reset: 0000_0000h.	
_aliasHC	_aliasHOST; ESPIx00000090; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

### ESPIx00000094 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG5)

	,	
Read-	Read-write. Reset: 0000_0000h.	
_aliasH0	_aliasHOST; ESPIx00000094; ESPI=FEC2_0000h	
Bits	Description	
31:0	Reserved.	

## ESPIx00000098 (FCH::ITF::ESPI::RESERVED\_RXMSG\_REG6)

Read-	write. Reset: 0000_0000h.									
_aliasH0	_aliasHOST; ESPIx00000098; ESPI=FEC2_0000h									
Bits	Description									
31:0	Reserved.									

### ESPIx0000009C (FCH::ITF::ESPI::SLAVE0\_RXVW)

Reset:	0007_0C00h.								
_aliasHC	aliasHOST; ESPIx0000009C; ESPI=FEC2_0000h								
Bits	Description								
31:20	Reserved.								
19	HOST_RST_ACK. Read-only. Reset: 0.								
18	RCIN_B. Read-only. Reset: 1.								
17	SMI_B. Read-only. Reset: 1.								
16	SCI_B. Read-only. Reset: 1.								
15	SLAVE_BOOT_LOAD_STS. Read-only. Reset: 0.								
14	ERROR_NONFATAL. Read-only. Reset: 0.								
13	ERROR_FATAL. Read-only. Reset: 0.								
12	SLAVE_BOOT_LOAD_DONE. Read-only. Reset: 0.								

11	PME_B. Read-only. Reset: 1.
10	<b>WAKE_B</b> . Read-only. Reset: 1.
9	Reserved.
8	OOB_RST_ACK. Read-only. Reset: 0.
7:5	IRQ_STS. Read-only. Reset: 0h.
	<b>Description</b> : IRQ Satus:
	IRQ status which specified by IRQ selection:
	Bits Status
	000 IRQ keep 0 unchanged
	001 IRQ keep 1 unchanged
	010 IRQ changed from 1 to 0 (Clear)
	011 IRQ changed from 0 to 1 (Set)
	100 IRQ changed from 0->1->0(High pulse)
	101 IRQ changed from 1->0->1(Low pulse)
	110 IRQ changed from 1->1->0 or 1->0->0 or 0->0->0
	111 IRQ changed from 0->0->1 or 0->1->1 or 1->1->1
4:0	IRQ_SEL. Read-write. Reset: 00h.
	<b>Description</b> : This field determine Slave N Received Virtual Wires Register bit[7:5] output which IRQ status.
	Bits Selection
	00000: IRQ0
	00001 IRQ1
	<b></b>
	10111:IRQ23
	others:Reserved

## ESPIx000000A0 (FCH::ITF::ESPI::SLAVEO RXVW DATA)

LOI IA	OUUUUUAU (FCII11FESFISLAVEU_KAV W_DAIA)
	only. Reset: 0000_0000h.
_aliasHC	OST; ESPIx000000A0; ESPI=FEC2_0000h
Bits	Description
31:24	GRP3. Read-only. Reset: 00h.
	<b>Description</b> : Group3 Virtual Wire Data Register:
	When VW MISC CONTRL register bit3 set, eSPI master will check each received VW Index, if the received
	Index matches with Group3 Virtual Wire Index Selection Register, eSPI Master will update this field with the new
	received value.
23:16	GRP2. Read-only. Reset: 00h.
	<b>Description</b> : Group2 Virtual Wire Data Register:
	When VW MISC CONTRL register bit2 set, eSPI master will check each received VW Index, if the received
	Index matches with Group2 Virtual Wire Index Selection Register, eSPI Master will update this field with the new
	received value.
15:8	GRP1. Read-only. Reset: 00h.
	<b>Description</b> : Group1 Virtual Wire Data Register:
	When VW MISC CONTRL register bit1 set, eSPI master will check each received VW Index, if the received
	Index matches with Group1 Virtual Wire Index Selection Register, eSPI Master will update this field with the new
	received value.
7:0	GRP0. Read-only. Reset: 00h.
	<b>Description</b> : Group0 Virtual Wire Data Register:
	When VW MISC CONTRL register bit0 set, eSPI master will check each received VW Index, if the received
	Index matches with Group0 Virtual Wire Index Selection Register, eSPI Master will update this field with the new
	received value.

# ESPIx000000A4 (FCH::ITF::ESPI::SLAVE0\_RXVW\_INDEX)

Read-write. Reset: 0000\_0000h.

_aliasH0	aliasHOST; ESPIx000000A4; ESPI=FEC2_0000h									
Bits	Description									
31:24	GRP3. Read-write. Reset: 00h. Group3 Virtual Wire Index Selection Register									
23:16	GRP2. Read-write. Reset: 00h. Group2 Virtual Wire Index Selection Register									
15:8	GRP1. Read-write. Reset: 00h. Group1 Virtual Wire Index Selection Register									
7:0	GRP0. Read-write. Reset: 00h. Group0 Virtual Wire Index Selection Register									

## ESPIx000000A8 (FCH::ITF::ESPI::SLAVE0\_RXVW\_MISC\_CNTL)

	COUOUUUA8 (FCH::11F::E5PI::5LAVEU_RXVW_MISC_CN1L)
	write. Reset: 0000_0000h. DST; ESPIx000000A8; ESPI=FEC2_0000h
	Description
	IRQ23_MASK. Read-write. Reset: 0.
30	
	IRQ22_MASK. Read-write. Reset: 0.
29	IRQ21_MASK. Read-write. Reset: 0.
28	IRQ20_MASK. Read-write. Reset: 0.
27	IRQ19_MASK. Read-write. Reset: 0.
26	IRQ18_MASK. Read-write. Reset: 0.
25	IRQ17_MASK. Read-write. Reset: 0.
24	IRQ16_MASK. Read-write. Reset: 0.
23	IRQ15_MASK. Read-write. Reset: 0.
22	IRQ14_MASK. Read-write. Reset: 0.
21	IRQ13_MASK. Read-write. Reset: 0.
20	IRQ12_MASK. Read-write. Reset: 0.
19	IRQ11_MASK. Read-write. Reset: 0.
18	IRQ10_MASK. Read-write. Reset: 0.
17	IRQ9_MASK. Read-write. Reset: 0.
16	IRQ8_MASK. Read-write. Reset: 0.
15	IRQ7_MASK. Read-write. Reset: 0.
14	IRQ6_MASK. Read-write. Reset: 0.
13	IRQ5_MASK. Read-write. Reset: 0.
12	IRQ4_MASK. Read-write. Reset: 0.
11	IRQ3_MASK. Read-write. Reset: 0.
10	IRQ2_MASK. Read-write. Reset: 0.
9	IRQ1_MASK. Read-write. Reset: 0.
8	IRQ0_MASK. Read-write. Reset: 0.
7:5	Reserved.
4	SUS_STAT_VWEN. Read-write. Reset: 0.
3	<b>GRP3_EN</b> . Read-write. Reset: 0. GRP3 Enable : When Set, VW channel will check received Index, if Index is
	same as Group3 Index register setting; VW will store the Data into Group3 Data register.
2	<b>GRP2_EN</b> . Read-write. Reset: 0. GRP2 Enable : When Set, VW channel will check received Index, if Index is
	same as Group2 Index register setting; VW will store the Data into Group2 Data register.
1	<b>GRP1_EN</b> . Read-write. Reset: 0. GRP1 Enable : When Set, VW channel will check received Index, if Index is
	same as Group1 Index register setting; VW will store the Data into Group1 Data register.
0	<b>GRP0_EN</b> . Read-write. Reset: 0. GRP0 Enable : When Set, VW channel will check received Index, if Index is
	same as Group0 Index register setting; VW will store the Data into Group0 Data register.

# ESPIx000000AC (FCH::ITF::ESPI::SLAVE0\_RXVW\_POLARITY)

Read-write. Reset: 0000_0000h.								
_aliasHOST; ESPIx000000AC; ESPI=FEC2_0000h								
Bits Description								

31:24	Reserved.
23	IRQ23_POLARITY. Read-write. Reset: 0.
22	IRQ22_POLARITY. Read-write. Reset: 0.
21	IRQ21_POLARITY. Read-write. Reset: 0.
20	IRQ20_POLARITY. Read-write. Reset: 0.
19	IRQ19_POLARITY. Read-write. Reset: 0.
18	IRQ18_POLARITY. Read-write. Reset: 0.
17	IRQ17_POLARITY. Read-write. Reset: 0.
16	IRQ16_POLARITY. Read-write. Reset: 0.
15	IRQ15_POLARITY. Read-write. Reset: 0.
14	IRQ14_POLARITY. Read-write. Reset: 0.
13	IRQ13_POLARITY. Read-write. Reset: 0.
12	IRQ12_POLARITY. Read-write. Reset: 0.
11	IRQ11_POLARITY. Read-write. Reset: 0.
10	IRQ10_POLARITY. Read-write. Reset: 0.
9	IRQ9_POLARITY. Read-write. Reset: 0.
8	IRQ8_POLARITY. Read-write. Reset: 0.
7	IRQ7_POLARITY. Read-write. Reset: 0.
6	IRQ6_POLARITY. Read-write. Reset: 0.
5	IRQ5_POLARITY. Read-write. Reset: 0.
4	IRQ4_POLARITY. Read-write. Reset: 0.
3	IRQ3_POLARITY. Read-write. Reset: 0.
2	IRQ2_POLARITY. Read-write. Reset: 0.
1	IRQ1_POLARITY. Read-write. Reset: 0.
0	IRQ0_POLARITY. Read-write. Reset: 0.

### 7.2.4 **GPIO Pin control registers**

# 7.2.4.1 IOMUX Registers

Note: When IOMUXx43, EGPIO67\_SPI\_ROM\_REQ is selecting EGPIO67,

FCH::LPCPCICFG::pci\_control[extromsharingen] must be sent to =0 to disable External ROM sharing.

Table 74: IOMUX Function Table

IOMU X	Pin Name	GP IO #	GEV ENT #	rese t valu e	rrid	Over ride_ 1		IOMUX ==01	IOM UX== 02	IOM UX= =03	Dom ain	Type	Defa ult
IOMUX x0	PWR_BT N_L_AGP IO0	0	21	0			PWR_B TN_L	GPIO0			S5	AGPIO	PU
IOMUX x1	RST_strap _SYS_RE SET_L_A GPIO1	1	19	0		RST_ strap	SYS_R ESET_L	GPIO1			S5	AGPIO	PU
IOMUX x2	WAKE_L _AGPIO2	2	8	0			WAKE_ L	GPIO2			<b>S</b> 5	AGPIO	PU
IOMUX	AGPIO3	3	2	0			GPIO3				S5	AGPIO	PU

	T	1			1	I	I	1	I	1	1
x3	A CDIO 4	4			CDIO 4				0.5	A CRIO	DD.
IOMUX x4	AGPIO4	4	4	0	GPIO4				S5	AGPIO	PD
IOMUX x5	AGPIO5_ DEVSLP0 _DEVSLP 2	5	7	0	GPIO5	DEVSL P0	DEVS LP2		S5	AGPIO	PD
IOMUX x6	AGPIO6_ DEVSLP1 _DEVSLP 3	6	10	0	GPIO6	DEVSL P1	DEVS LP3		S5	AGPIO	PD
IOMUX x7	AGPIO7_ FCH_ACP _I2S_SDI N	7	11	0	GPIO7	FCH_A CP_I2S _SDIN			S5	AGPIO	PD
IOMUX x8	AGPIO8_ FCH_ACP _I2S_LRC LK	8	23	0	GPIO8	FCH_A CP_I2S _LRCL K			S5	AGPIO	
IOMUX x9	AGPIO9_ MDIO1_S CL	9	22	0	GPIO9	(reserve d)	MDIO 1_SC L		S5	AGPIO	PD
IOMUX xA	AGPIO10 _S0A3_M DIO0_SC L	10		0	GPIO10	S0A3	(reser ved)	MDI O0_S CL	S5	AGPIO	PU
IOMUX xB	BLINK_A GPIO11	11		0	GPIO11	BLINK			<b>S</b> 5	AGPIO	PU
IOMUX xC	LLB_L_A GPIO12	12		0	LLB_L	GPIO12			S5	AGPIO	n/a
IOMUX x10	USB_OC0 _L_AGPI O16	16	12	0	USB_O C0_L	GPIO16			S5	AGPIO	PU
IOMUX x11	USB_OC1 _L_AGPI O17	17	13	0	USB_O C1_L	GPIO17			S5	AGPIO	PU
IOMUX x12	USB_OC2 _L_AGPI O18	18	14	0	USB_O C2_L	GPIO18			S5	AGPIO	PU
IOMUX x13	SCL1_I2C 3_SCL_A GPIO19	19		0	SCL1	I2C3_S CL	GPIO 19		S5	AGPIO	n/a
IOMUX x14	SDA1_I2 C3_SDA_ AGPIO20	20		0	SDA1	I2C3_S DA	GPIO 20		S5	AGPIO	n/a
IOMUX x15	LPC_PD_ L_EMMC _CMD_A GPIO21	21	5	0	LPC_P D_L	EMMC_ CMD	GPIO 21		S5	AGPIO	n/a
IOMUX x16	LPC_PME _L_EMM	22	3	0	LPC_P ME_L	EMMC_ PWR_C	GPIO 22		<b>S</b> 5	AGPIO	PU

CTRL_A GPIO22		C DIA/D	1			1	TRL	l	I	1		
GPIO22		C_PWR_					IKL					
IOMUX												
MDIOL   SDA_AG   PIO23   NA   NA   NA   NA   NA   NA   NA   N	IOMITA		23	16	n	ΔC DR	(rocorvo	MDIO	CDIO	\$5	ACDIO	DII
SDA_AG	1	_	2.5	10	0	1	`		1	33	AGIIO	10
PIO23	A17					LO	(u)	_	17			
IOMUX								11				
X18	IOMITX		24	15		LISB O	CPIO18			\$5	ACPIO	DII
O24	1	_	2-7	15		_	GITOTO				71G11G	
IOMUX	AIO					C5_L						
X1A	IOMITA	ļ	26		n	DCIE D	CDIO26			S5	ECDIO	DD
OZ6		_	20		0	_	011020			33	LOITO	
IOMUX	AIII					01_L						
X1B	IOMITY		27		0	CDIO27	DCIE D			SE.	ECDIO	DD
T1_L	1		21		U	GP1027	_			33	EGFIO	PD
IOMUX   SPI_TPM   29   0	XID						311_L					
X1D	IOMITY		20		0	CDI TD	CDIO20			C F	A C DIO	DII
CPIO29			29		U	_	GPIO29			33	AGPIO	PU
IOMUX   SPI_CS2	XID											
X1E	IOMITY		20		0		ECDI C	CDIO		CF	A C DIO	DII
S_L_AGP   1030	1		30		U	1	_			35	AGPIO	PU
IOMUX   SPI_CS3_   SI	XIE					2_L	5_L	30				
IOMUX   SPI_CS3_   ST   SPI_CS   SL_AGPIO   ST   SPI_CS   SL_AGPIO   ST   SL_ESPI_C   SL_ESP												
x1F         L_ESPI_C S_L_AGP 1031         3_L         S_L         31         S_L         S_L         31         S_L	TO MILIN		21		0	CDI CC	ECDI C	CDIO		C.F.	A CDIO	DII
S_L_AGP   1031	1		31		U		_			35	AGPIO	PU
IOMUX	XIF					3_L	5_L	31				
IOMUX												
T_L   L   32   S   S   S   S   S   S   S   S   S	IOMITY		22		0	I DC DC	CD M/D	CDIO		CF	A CDIO	/-
P_L_AGP   1032		_	32		U					35	AGPIO	n/a
IOMUX	X20					1_L	_L	32				
IOMUX   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO0   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO40   AGPIO60   AGPIO67   AGPIO60   AGPIO60												
x28         _MDIOO_ SDA         42         0         GPIO42         55         EGPIO PU           IOMUX x2A         SPI_ROM x2A         67         0         SPI_RO M_REQ         GPIO67         S5         EGPIO PD           IOMUX x43         _REQ_EG PIO67         0         GPIO68         EMMC_ CD         S0         AGPIO PD           IOMUX AGPIO68 x44         68         0         GPIO68         EMMC_ CD         S0         AGPIO PD           IOMUX AGPIO69 x45         69         0         GPIO69         S0         AGPIO PD           IOMUX EGPIO70_ CD         70         0         GPIO70         EMMC_ SD_C         S0         EGPIO PD           IOMUX LPCCLK0 x44         74         0         LPCCL EMMC_ K0         EMMC_ GPIO SD_C         S0         EGPIO N/a           IOMUX x4A         _EMMC_ DATA4_E         _CATA4_E         AGPIO DATA4_E         AGPIO DATA4_E         S0         EGPIO N/a	IOMITY		40	20	0	CDIO 40		MDIO		CF	A CDIO	/-
SDA	1		40	20	U	GPIO40	reserved			35	AGPIO	n/a
IOMUX	X28							_				
x2A	101 (111	ł	40			CDIO 10		A		0.5	ECDIO	DII
IOMUX         SPI_ROM         67         0         SPI_RO         GPIO67         S5         EGPIO         PD           IOMUX         AGPIO68         68         0         GPIO68         EMMC_CD         S0         AGPIO         PD           IOMUX         AGPIO69         69         0         GPIO69         S0         AGPIO         PD           IOMUX         EGPIO70_CD         70         0         GPIO70         EMMC_CLK         SD_CCCLK         S0         EGPIO         PD           IOMUX         LPCCLKO         74         0         LPCCL         EMMC_CDATA4         GPIO         S0         EGPIO         n/a           IOMUX         LPCCLKO         AGPIO         AGPIO         AGPIO         BATA4         AGPIO         AGPIO         AGPIO         AGPIO         PD	1	EGPIO42	42		0	GPIO42				<b>S</b> 5	EGPIO	PU
x43         _REQ_EG PIO67                             M_REQ		CDI DOLL	0.7			CDI DO	CDIO CE			0.5	ECDIO	DD
PIO67		_	67		0	1	GPIO67			<b>S</b> 5	EGPIO	PD
IOMUX x44         AGPIO68 _ EMMC_ EMMC_ CD         68         0         GPIO68 EMMC_ CD         S0         AGPIO PD           IOMUX AGPIO69 x45         69         0         GPIO69 SO         S0         AGPIO PD           IOMUX EGPIO70_ x46         70         0         GPIO70 EMMC_ SD_C CLK         S0         EGPIO PD           IOMUX LPCCLK0 x4A         74         0         LPCCL EMMC_ GPIO DATA4_E         S0         EGPIO N/a	x43	_				M_REQ						
x44       _EMMC_ CD       CD       CD       SO       AGPIO       PD         IOMUX x45       AGPIO69 69       0       GPIO69 SPIO70       SO       AGPIO PD       PD         IOMUX x46       EMMC_ LK       70 SPIO70       EMMC_ CLK       SO       EGPIO PD       PD         IOMUX x4A       LPCCLK0 AAA       74 SPIO70       LPCCL EMMC_ GPIO DATA4_E       SO       EGPIO N/a												
CD			68		0	GPIO68	_			S0	AGPIO	PD
IOMUX x45         AGPIO69 69         0         GPIO69 SO GPIO69         SO AGPIO PD           IOMUX x45         EGPIO70_ 70         0         GPIO70 EMMC_ SD_C CLK         SO EGPIO PD           x46         EMMC_C LK         LK         SO EGPIO PD           IOMUX LPCCLK0 x4A         74 LPCCL EMMC_ GPIO DATA4_E         SO EGPIO n/a	x44						CD					
x45												
IOMUX x46         EGPIO70_ EMMC_C LK         S0         EGPIO PD           IOMUX LPCCLK0 x4A         74 LEMMC_ DATA4_E         0         LPCCL EMMC_ BMC_ GPIO K0         S0         EGPIO PD	1	AGPIO69	69		0	GPIO69				S0	AGPIO	PD
x46         EMMC_C LK         CLK         LK         LK         S0         EGPIO         n/a           IOMUX x4A         LPCCLK0 EMMC_ DATA4_E         74         DATA4         74         S0         EGPIO         n/a					_						<u> </u>	
LK         LK         So         EGPIO         n/a           IOMUX         LPCCLK0         74         0         LPCCL         EMMC_         GPIO         SO         EGPIO         n/a           x4A         _EMMC_         DATA4_E         KO         DATA4         74         TO		_	70		0	GPIO70	_	_		S0	EGPIO	PD
IOMUX LPCCLK0 74 0 LPCCL EMMC_ GPIO S0 EGPIO n/a x4A _EMMC_ DATA4_E	x46						CLK	LK				
x4A												
DATA4_E			74		0		_			S0	EGPIO	n/a
	x4A					K0	DATA4	74				
GPIO74		_										
		GPIO74										

	1		ı	1 1		ı	1	1	1	1	1	I
IOMUX x4B	LPCCLK1 _EMMC_ DATA6_E	75		0		LPCCL K1	EMMC_ DATA6	GPIO 75		S0	EGPIO	n/a
	GPIO75											
IOMUX x4C	SPI_ROM _GNT_EG	76		0		SPI_RO M_GNT	GPIO76			S5	EGPIO	PD
IOMUX x54	PIO76 FANINO_ AGPIO84	84	18	0		FANIN0	GPIO84			S0	AGPIO	PU
IOMUX x55	FanOut_in tB_FANO UT0_AGP IO85	85		1	FanO ut_int B	FANOU T0	GPIO85			S0	AGPIO	PU
IOMUX x56	LPC_SMI _L_AGPI O86_SPI_ CLK	86	9	0		LPC_S MI_L	GPIO86	SPI_C LK		S0	AGPIO	PU
IOMUX x57	SERIRQ_ EMMC_D ATA7_AG PIO87	87		0		SERIRQ	EMMC_ DATA7	GPIO 87		S0	AGPIO	PU
IOMUX x58	LPC_CLK RUN_L_E MMC_DA TA5_AGP IO88	88		0		LPC_C LKRUN _L	EMMC_ DATA5	GPIO 88		S0	AGPIO	PU
IOMUX x59	GENINT1 _L_PSP_I NTR0_AG PIO89	89	0	0		GENIN T1_L	PSP_IN TR0	GPIO 89		S0	AGPIO	PU
IOMUX x5A	GENINT2 _L_PSP_I NTR1_AG PIO90	90	1	0		GENIN T2_L	PSP_IN TR1	GPIO 90		S0	AGPIO	PU
IOMUX x5B	PIO91	91	6	1		SPKR	GPIO91			S0	AGPIO	PD
IOMUX x5C	CLK_RE Q0_L_SA TA_IS0_L _SATA_Z P0_L_AG PIO92	92		0		CLK_R EQ0_L	SATA_I S0_L	SATA _ZP0_ L	GPIO 92	S0	AGPIO	PU
IOMUX x68	LAD0_SP I2_DO_ES PI2_D0_S D0_DATA 0_EGPIO1 04	10 4		0		LAD0	SPI2_D O_ESPI 2_D0	SD0_ DATA 0	GPIO 104	S0	EGPIO	PU
IOMUX x69	LAD1_SP I2_DI_ES PI2_D1_S D0_DATA	10 5		0		LAD1	SPI2_DI _ESPI2_ D1	SD0_ DATA 1	GPIO 105	S0	EGPIO	PU

	1 ECDIO1						I		1	1		
	1_EGPIO1 05											
IOMITY	LAD2 SP	10		0		LADO	CDIO MA	CDO	CDIO	CO	ECDIO	DII
	_	10 6		U		LAD2	SPI2_W	SD0_	GPIO 106	S0	EGPIO	PU
x6A	I2_WP_L_	б					P_L_ES	DATA	106			
	ESPI2_D2						PI2_D2	2				
	_SD0_DA											
	TA2_EGP											
	IO106			_								
	LAD3_SP	10		0		LAD3	SPI2_H	SD0_	GPIO	S0	EGPIO	PU
x6B	I2_HOLD	7					OLD_L	DATA	107			
	_L_ESPI2						_ESPI2_	3				
	_D3_SD0						D3					
	_DATA3_											
	EGPIO107											
IOMUX	ESPI_AL	10		0	ESPI	LDRQ0	ESPI_A	GPIO		S0	EGPIO	PD
x6C	ERT_L_L	8			_AL	_L	LERT_	108				
	DRQ0_L_				ERT_		D1					
	ESPI_AL				L							
	ERT_D1_											
	EGPIO108											
IOMUX	LFRAME	10		0		LFRAM	EMMC_	GPIO		S0	EGPIO	n/a
x6D	_L_EMM	9				E_L	DS	109				
	C_DS_EG											
	PIO109											
IOMUX	SCL0_I2C	113		0		SCL0	I2C2_S	GPIO		S0	EGPIO	n/a
x71	2_SCL_E						CL	113				
	GPIO113											
IOMUX	SDA0_I2	114		0		SDA0	I2C2_S	GPIO		S0	EGPIO	n/a
x72	C2_SDA_						DA	114				
	EGPIO114											
IOMUX	CLK_RE	115		0		CLK_R	GPIO11			S0	APGIO	PU
x73	Q1_L_AG					EQ1_L	5					
	PIO115					\ _						
IOMUX		116		0		CLK_R	GPIO11			S0	APGIO	PU
x74	Q2_L_AG					EQ2_L	6					
117	PIO116											
IOMUX	CLK_RE	12		0		CLK_R	GPIO12			S0	EGPIO	PU
x78	Q5_L_EG	0				EQ5_L	0			30	LGIIO	
A/0	PIO120	0				LQ3_L	U					
IOMUX	CLK_RE	12		0		CLK_R	GPIO12			S0	EGPIO	PU
x79	Q6_L_EG	1		0		EQ6_L	1			30	LGIIO	10
X/J	PIO121	1				EQ0_L	1					
IOMUX	ESPI RES	12	17	0	ESPI	KBRST	(reserve	GPIO	-	S0	AGPIO	PU
x81	ET_L_KB	9	1/	0	_RES		d)	129		30	AGFIO	1 0
VOI	RST_L_A				ET_L		(a)	123				
	GPIO129											
IOMUX	SATA_AC	13		0		SATA_	GPIO13			S0	AGPIO	PU
x82	_			٥		_				30	AGPIO	PU
XOZ	T_L_AGP	0				ACT_L	0					
IOMITIS/	IO130	10		0		CLVP	CATA	CATA	CDIC	CO	ECDIO	DIT
IOMUX	CLK_RE	13		0		CLK_R	SATA_I	SATA	GPIO	S0	EGPIO	PU
x83	Q3_L_SA	1				EQ3_L	S1_L	ZP1_	131			
	TA_IS1_L							L				

	1					1		1	_	
	_SATA_Z									
	P1_L_EG									
	PIO131									
IOMUX	CLK_RE	13	0	CLK_R	OSCIN	GPIO		S0	EGPIO	PU
x84	Q4_L_OS	2		EQ4_L		132				
	CIN_EGPI									
	O132									
IOMUX	UART0_C	14	0	GPIO14	UART0	UART	SD0_	S0	EGPIO	PD
x8C	TS_L_EG	0		0	_CTS_L	1_TX	DAT			
	PIO140_U					D	A1			
	ART1_TX									
	D_SD0_D									
	ATA1									
IOMUX	UART0_R	14	0	GPIO14	UART0	SD0_		S0	EGPIO	PD
x8D	XD_EGPI	1		1	_RXD	DATA				
	O141_SD					3				
	0_DATA3									
IOMUX	UART1_R	14	0	GPIO14	UART0	UAR	SD0_	S0	EGPIO	PU
x8E	XD_UAR	2		2	RTS L	E1_R	DAT			
	T0_RTS_					XD	A0			
	L EGPIO									
	142_SD0_									
	DATA0									
IOMUX	EGPIO143	14	0	GPIO14	UART0	SD0_		S0	EGPIO	PU
x8F	_UART0_	3		3	_TXD	DATA				
	TXD_SD0					2				
	_DATA2									
IOMUX	UART0_I	14	0	GPIO14	reserved	UART		S0	AGPIO	PD
x90	NTR_AG	4		4		0_INT				
	PIO144					R				
IOMUX	I2C0_SCL	14	0	I2C0_S	GPIO14			S0	EGPIO	n/a
x91	_EGPIO14	5		CL	5					
	5									
IOMUX	I2C0_SD	14	0	I2C0_S	GPIO14			S0	EGPIO	n/a
x92	A_EGPIO			DA _	6					
	146									
IOMUX	I2C1_SCL	14	0	I2C1_S	GPIO14			S0	EGPIO	n/a
x93	_EGPIO14			CL	7					
	7									
IOMUX	I2C1_SD	14	0	I2C1_S	GPIO14			S0	EGPIO	n/a
x94	A_EGPIO	8		DA	8					
	148									
L										

Since new I2C PAD is used that requires different control interface, the old GPIO registers that control old GPIO PAD are of no use. New control signals are from Misc\_Reg:  $0xD8 \sim 0xEC$ .

*Table 75: New I2C Control Signals* 

	PAD name	GPIO register (bank, offset)	Misc_Reg
		(No use)	(Control I2C PAD)
I2C0	I2C0_SCL_EGPIO145	0x244	0xD8
	I2C0_SDA_EGPIO146	0x248	

I2C1	I2C1_SCL_SPF_SCL_EGPIO147	0x24C	0xDC
	I2C1_SDA_SPF_SDA_EGPIO148	0x250	
I2C2	SCL0_I2C2_SCL_EGPIO113	0x1C4	0xE0
	SDA0_I2C2_SDA_EGPIO114	0x1C8	
I2C3	SCL1_I2C3_SCL_AGPIO19	0x04C	0xE4
	SDA1_I2C3_SDA_AGPIO20	0x050	

The IOMux register space is accessed through the AcpiMmio region. The registers range from FED8\_0000h+D00h to FED8\_0000h+DFFh..

AGPIO: Advanced GPIO - this pin can be used for interrupt, wake, or GPIO.

EGPIO: Enhanced GPIO - this pin can be used for GPIO.

Override\_0/1 columns in the IOMUX Function Table identify pin function in certain circumstances when the IOMUX selection is ignored. At power-on reset, any '\*\_strap' entry is used to provide advice input for the named function. For IOMUX registers, example FCH::IOMUX::iomux0\_gpio, there are multi-function IO pin function select (function-0/function-1/function-2/function-3), it is general description in the table, more detailed description for these function-0/function-1/function-2/function-3 refer to Table 74 [IOMUX Function Table].

IOMU	IOMUXx00000000 (FCH::IOMUX::iomux0_gpio)					
Read-	Read-write. Reset: 00h.					
_aliasH0	OST; IOMUXx00000000; IOMUX=FED8_0D00h					
Bits	S Description					
7:2	Reserved.					
1:0	iomux_gpio_x. Read-write. Reset: 0h.					
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>					
	00: function-0					
	01: function-1					
	10: function-2					
	11: function-3					

IOMU	UXx00000001 (FCH::IOMUX::iomux1_gpio)				
Read-	write. Reset: 00h.				
*Note	:				
<n> c</n>	lenotes number in hexadecimal: 00h ~ 90h.				
<x> c</x>	lenotes number in decimal: 0 ~ 144.				
_aliasH0	OST; IOMUXx00000001; IOMUX=FED8_0D00h				
Bits	Description				
7:2	Reserved.				
1:0	iomux_gpio_x. Read-write. Reset: 0h.				
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
	00: function-0				
	01: function-1				
	10: function-2				
	11: function-3				

IOMU	IOMUXx00000002 (FCH::IOMUX::iomux2_gpio)				
Read-v	Read-write. Reset: 00h.				
*Note:	*Note:				
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>				
< X > d	$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.				
_aliasHO	_aliasHOST; IOMUXx00000002; IOMUX=FED8_0D00h				
Bits	Description				
7:2	Reserved.				

1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx00000003 (FCH::IOMUX::iomux3\_gpio)

Read-write. Reset: 00h.				
*Note:				
<n> denotes number in hexadecimal: 00h ~ 90h.</n>				
$X$ denotes number in decimal: $0 \sim 144$ .				
_aliasHOST; IOMUXx00000003; IOMUX=FED8_0D00h				
Bits Description				
7:2 Reserved.				
1:0 iomux_gpio_x. Read-write. Reset: 0h.				
<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
00: function-0				
01: function-1				
10: function-2				
11: function-3				

# IOMUXx00000004 (FCH::IOMUX::iomux4\_gpio)

Read-	write. Reset: 00h.				
*Note	:				
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>				
< X > d	lenotes number in decimal: 0 ~ 144.				
_aliasHC	OST; IOMUXx00000004; IOMUX=FED8_0D00h				
Bits	Description				
7:2	Reserved.				
1:0	iomux_gpio_x. Read-write. Reset: 0h.				
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
	00: function-0				
	01: function-1				
	10: function-2				
	11: function-3				

# IOMUXx00000005 (FCH::IOMUX::iomux5\_gpio)

Read-	ad-write. Reset: 00h.				
*Note	:				
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>				
$\langle X \rangle d$	lenotes number in decimal: 0 ~ 144.				
_aliasH0	OST; IOMUXx00000005; IOMUX=FED8_0D00h				
Bits	Description				
7:2	Reserved.				
1:0	iomux_gpio_x. Read-write. Reset: 0h.				
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
	00: function-0				
	01: function-1				
	10: function-2				
	11: function-3				

01: function-110: function-211: function-3

IOMU	IOMUXx00000006 (FCH::IOMUX::iomux6_gpio)				
Read-	Read-write. Reset: 00h.				
*Note	*Note:				
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>				
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>				
_aliasH0	_aliasHOST; IOMUXx00000006; IOMUX=FED8_0D00h				
Bits	Description				
7:2	Reserved.				
1:0	iomux_gpio_x. Read-write. Reset: 0h.				
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
	00: function-0				

# IOMUXx00000007 (FCH::IOMUX::iomux7\_gpio)

Read-write. Reset: 00h.		
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000007; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000008 (FCH::IOMUX::iomux8\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> (</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> (</x>	$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.	
_aliasH	OST; IOMUXx00000008; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

### IOMUXx00000009 (FCH::IOMUX::iomux9\_gpio)

Read-write. Reset: 00h.	
*Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
$<$ X $>$ denotes number in decimal: $0 \sim 144$ .	
_aliasHOST; IOMUXx00000009; IOMUX=FED8_0D00h	
Bits Description	

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx0000000A (FCH::IOMUX::iomux10\_gpio)

Read-write. Reset: 00h.	
Note:	
N> denotes number in hexadecimal: 00h ~ 90h.	
$<$ X $>$ denotes number in decimal: $0 \sim 144$ .	
iasHOST; IOMUXx0000000A; IOMUX=FED8_0D00h	
Sits Description	
7:2 Reserved.	
:0 iomux_gpio_x. Read-write. Reset: 0h.	
<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
00: function-0	
01: function-1	
10: function-2	
11: function-3	

# IOMUXx0000000B (FCH::IOMUX::iomux11\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> c</x>	$<$ X $>$ denotes number in decimal: $0 \sim 144$ .	
_aliasH0	OST; IOMUXx0000000B; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000000C (FCH::IOMUX::iomux12\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	:	
<n> d</n>	enotes number in hexadecimal: 00h ~ 90h.	
<x> d</x>	enotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx0000000C; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

01: function-110: function-211: function-3

IOMUXx000000D (FCH::IOMUX::iomux13_gpio)		
Read-	write. Reset: 00h.	
*Note:		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
< X > d	$\langle X \rangle$ denotes number in decimal: $0 \sim 144$ .	
_aliasHOST; IOMUXx0000000D; IOMUX=FED8_0D00h		
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	

# IOMUXx0000000E (FCH::IOMUX::iomux14\_gpio)

Read-write. Reset: 00h.		
*Note	*Note:	
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx0000000E; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000000F (FCH::IOMUX::iomux15\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> c</x>	$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.	
_aliasH0	OST; IOMUXx0000000F; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000010 (FCH::IOMUX::iomux16\_gpio)

Read-write. Reset: 00h.	
*Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
$\langle X \rangle$ denotes number in decimal: $0 \sim 144$ .	
_aliasHOST; IOMUXx00000010; IOMUX=FED8_0D00h	
Bits Description	

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx00000011 (FCH::IOMUX::iomux17\_gpio)

Read-	Read-write. Reset: 00h.	
*Note:		
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000011; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	1:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000012 (FCH::IOMUX::iomux18\_gpio)

	-81 /	
Read-	Read-write. Reset: 00h.	
*Note	:	
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	lenotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx00000012; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000013 (FCH::IOMUX::iomux19\_gpio)

Read-	Read-write. Reset: 00h.	
*Note:		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000013; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

10: function-2 11: function-3

IOMUXx00000014 (FCH::IOMUX::iomux20_gpio)
---

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> c</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000014; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	

## IOMUXx00000015 (FCH::IOMUX::iomux21\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> d</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000015; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	1:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000016 (FCH::IOMUX::iomux22\_gpio)

Read-write. Reset: 00h.		
*Note	:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000016; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000017 (FCH::IOMUX::iomux23\_gpio)

Read-write. Reset: 00h.		
*Note:		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHOST; IOMUXx00000017; IOMUX=FED8_0D00h		
Bits Description		

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx00000018 (FCH::IOMUX::iomux24\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	lenotes number in decimal: 0 ~ 144.	
_aliasH0	OST; IOMUXx00000018; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000019 (FCH::IOMUX::iomux25\_gpio) Read-write, Reset: 00h.

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.	
_aliasH0	_aliasHOST; IOMUXx00000019; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	1:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000001A (FCH::IOMUX::iomux26\_gpio)

Read-	Read-write. Reset: 00h.	
*Note:		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx0000001A; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

Ю	ΜU	Xx(	)000	001B (	FCH::IOMUX::iomux27_gpio)
_	- 1	• .	-	. 001	

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx0000001B; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

### IOMUXx0000001C (FCH::IOMUX::iomux28\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0 ~ 144.

\_aliasHOST; IOMUXx0000001C; IOMUX=FED8\_0D00h

# Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx0000001D (FCH::IOMUX::iomux29\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000001D; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

## IOMUXx0000001E (FCH::IOMUX::iomux30\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx0000001E; IOMUX=FED8\_0D00h

#### Bits Description

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000001F (FCH::IOMUX::iomux31\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	:		
< N > d	lenotes number in hexadecimal: 00h ~ 90h.		
$\langle X \rangle d$	lenotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx0000001F; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000020 (FCH::IOMUX::iomux32\_gpio) Read-write, Reset: 00h.

Read-	Read-write. Reset: UUh.		
*Note	*Note:		
<N $>c$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> c</x>	denotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx00000020; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	0 iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000021 (FCH::IOMUX::iomux33\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<n> c</n>	lenotes number in hexadecimal: 00h ~ 90h.		
<x> c</x>	lenotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx00000021; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

10: function-211: function-3

Read-	Read-write. Reset: 00h.			
*Note	*Note:			
<n> c</n>	lenotes number in hexadecimal: 00h ~ 90h.			
<x> c</x>	lenotes number in decimal: 0 ~ 144.			
_aliasH0	OST; IOMUXx00000022; IOMUX=FED8_0D00h			
Bits	Description			
7:2	Reserved.			
1:0	iomux_gpio_x. Read-write. Reset: 0h.			
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>			
	00: function-0			
	01: function-1			

# IOMUXx00000023 (FCH::IOMUX::iomux35\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
< N > d	enotes number in hexadecimal: 00h ~ 90h.		
$\langle X \rangle d$	enotes number in decimal: 0 ~ 144.		
_aliasHC	OST; IOMUXx00000023; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000024 (FCH::IOMUX::iomux36\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	:		
< N > d	lenotes number in hexadecimal: 00h ~ 90h.		
< X > d	lenotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx00000024; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000025 (FCH::IOMUX::iomux37\_gpio)

Read-write. Reset: 00h.		
*Note:		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHOST; IOMUXx00000025; IOMUX=FED8_0D00h		
Bits Description		

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000026 (FCH::IOMUX::iomux38\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	_aliasHOST; IOMUXx00000026; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000027 (FCH::IOMUX::iomux39\_gpio)

	\Gi /		
Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
< X > d	$<$ X $>$ denotes number in decimal: $0 \sim 144$ .		
_aliasHC	_aliasHOST; IOMUXx00000027; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000028 (FCH::IOMUX::iomux40\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	denotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000028; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx00000029 (FCH::IOMUX::iomux41_gpio)	
Read-write. Reset: 00h.	
*Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.	

_aliasH0	_aliasHOST; IOMUXx00000029; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000002A (FCH::IOMUX::iomux42\_gpio)

Read-write. Reset: 00h.		
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx0000002A; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000002B (FCH::IOMUX::iomux43\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx0000002B; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

### IOMUXx0000002C (FCH::IOMUX::iomux44\_gpio)

-61 /		
Read-write. Reset: 00h.		
*Note:		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHOST; IOMUXx0000002C; IOMUX=FED8_0D00h		
Bits Description		

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx0000002D (FCH::IOMUX::iomux45\_gpio)

Read-write. Reset: 00h.			
*Note	*Note:		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHC	_aliasHOST; IOMUXx0000002D; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx0000002E (FCH::IOMUX::iomux46\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> c</x>	<x> denotes number in decimal: 0 ∼ 144.</x>		
_aliasH0	OST; IOMUXx0000002E; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx0000002F (FCH::IOMUX::iomux47\_gpio)

	• • • • • • • • • • • • • • • • • • • •	
Read-	Read-write. Reset: 00h.	
*Note	:	
< N > d	enotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx0000002F; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx00000030	(FCH::IOMUX::iomux48_gpio)

\*Note: <N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000030; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

Read-write. Reset: 00h.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

### IOMUXx00000031 (FCH::IOMUX::iomux49\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000031; IOMUX=FED8\_0D00h

Bits	Description
7.2	Reserved

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000032 (FCH::IOMUX::iomux50\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000032; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description:** Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

## IOMUXx00000033 (FCH::IOMUX::iomux51\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000033; IOMUX=FED8\_0D00h

#### Bits Description

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx00000034 (FCH::IOMUX::iomux52\_gpio)

	\ =8i /	
Read-	write. Reset: 00h.	
*Note	:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000034; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000035 (FCH::IOMUX::iomux53\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<N $>c$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> c</x>	<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasH0	_aliasHOST; IOMUXx00000035; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	:0 iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000036 (FCH::IOMUX::iomux54\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<n> c</n>	denotes number in hexadecimal: 00h ~ 90h.		
<x> c</x>	$\langle X \rangle$ denotes number in decimal: $0 \sim 144$ .		
_aliasH0	OST; IOMUXx00000036; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

01: function-110: function-211: function-3

IOMUXx00000037 (FCH::IOMUX::iomux55_gpio)			
Read-	write. Reset: 00h.		
*Note	*Note:		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHOST; IOMUXx00000037; IOMUX=FED8_0D00h			
Bits	Bits Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		

# IOMUXx00000038 (FCH::IOMUX::iomux56\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<N $> d$	lenotes number in hexadecimal: 00h ~ 90h.		
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasH0	OST; IOMUXx00000038; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx00000039 (FCH::IOMUX::iomux57\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	:	
<n> c</n>	lenotes number in hexadecimal: 00h ~ 90h.	
$\langle X \rangle c$	lenotes number in decimal: 0 ~ 144.	
_aliasH0	OST; IOMUXx00000039; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000003A (FCH::IOMUX::iomux58\_gpio)

Read-write. Reset: 00h.	
*Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHOST; IOMUXx0000003A; IOMUX=FED8_0D00h	
Bits Description	

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

# IOMUXx0000003B (FCH::IOMUX::iomux59\_gpio)

Read-write. Reset: 00h.			
*Note:			
<n> denotes number in hexadecimal: 00h ~ 90h.</n>			
<x> denotes number in decimal: 0 ~ 144.</x>			
_aliasHOST; IOMUXx0000003B; IOMUX=FED8_0D00h			
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx0000003C (FCH::IOMUX::iomux60\_gpio)

Read-write. Reset: 00h.					
*Note	*Note:				
<n> denotes number in hexadecimal: 00h ~ 90h.</n>					
<x> denotes number in decimal: 0 ~ 144.</x>					
_aliasHOST; IOMUXx0000003C; IOMUX=FED8_0D00h					
Bits	Description				
7:2	Reserved.				
1:0	iomux_gpio_x. Read-write. Reset: 0h.				
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>				
	00: function-0				
	01: function-1				
	10: function-2				
	11: function-3				

# IOMUXx0000003D (FCH::IOMUX::iomux61\_gpio)

Read-write. Reset: 00h.			
*Note:			
<n> denotes number in hexadecimal: 00h ~ 90h.</n>			
<x> denotes number in decimal: 0 ~ 144.</x>			
_aliasHOST; IOMUXx0000003D; IOMUX=FED8_0D00h			
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

IOMUXx0000003E	(FCH::IOMUX::iomux62_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000003E; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx0000003F (FCH::IOMUX::iomux63\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0 ~ 144.

\_aliasHOST; IOMUXx0000003F; IOMUX=FED8\_0D00h

# Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000040 (FCH::IOMUX::iomux64\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000040; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

## IOMUXx00000041 (FCH::IOMUX::iomux65\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000041; IOMUX=FED8\_0D00h

#### Bits Description

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

#### IOMUXx00000042 (FCH::IOMUX::iomux66\_gpio)

	\ =8i /	
Read-	write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000042; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000043 (FCH::IOMUX::iomux67\_gpio)

-Si /		
Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	_aliasHOST; IOMUXx00000043; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000044 (FCH::IOMUX::iomux68\_gpio)

Read-	write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	_aliasHOST; IOMUXx00000044; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx00000045	(FCH::IOMUX::iomux69_gpio)

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000045; IOMUX=FED8\_0D00h

**Bits Description** 7:2 Reserved.

Read-write. Reset: 00h.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000046 (FCH::IOMUX::iomux70\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000046; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000047 (FCH::IOMUX::iomux71\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000047; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000048 (FCH::IOMUX::iomux72\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000048; IOMUX=FED8\_0D00h

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000049 (FCH::IOMUX::iomux73\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	$XX>$ denotes number in decimal: $0 \sim 144$ .	
_aliasH0	aliasHOST; IOMUXx00000049; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000004A (FCH::IOMUX::iomux74\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	$<$ X $>$ denotes number in decimal: 0 $\sim$ 144.	
_aliasH0	_aliasHOST; IOMUXx0000004A; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	1:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx0000004B (FCH::IOMUX::iomux75\_gpio)

	· • • • • • • • • • • • • • • • • • • •	
Read-	Read-write. Reset: 00h.	
*Note	*Note:	
< N > d	enotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx0000004B; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx0000004C	(FCH::IOMUX::iomux76_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx0000004C; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

iomux\_gpio\_x. Read-write. Reset: 0h. 1:0

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2

11: function-3

#### IOMUXx0000004D (FCH::IOMUX::iomux77\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

aliasHOST; IOMUXx0000004D; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 iomux\_gpio\_x. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1

10: function-2

11: function-3

#### IOMUXx0000004E (FCH::IOMUX::iomux78\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx0000004E; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 iomux\_gpio\_x. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1

10: function-2

11: function-3

#### IOMUXx0000004F (FCH::IOMUX::iomux79\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx0000004F; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000050 (FCH::IOMUX::iomux80\_gpio)

Read-	write. Reset: 00h.	
*Note		
< N > d	enotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000050; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	o iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000051 (FCH::IOMUX::iomux81\_gpio) Read-write, Reset: 00h

Read-	ead-write. Reset: 00h.	
*Note	*Note:	
< N > d	denotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	_aliasHOST; IOMUXx00000051; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000052 (FCH::IOMUX::iomux82\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	lenotes number in decimal: 0 ~ 144.	
_aliasH0	OST; IOMUXx00000052; IOMUX=FED8_0D00h	
Bits	Bits Description	
7:2	Reserved.	
1:0	:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx00000053	(FCH::IOMUX::iomux83_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx00000053; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000054 (FCH::IOMUX::iomux84\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000054; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000055 (FCH::IOMUX::iomux85\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000055; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000056 (FCH::IOMUX::iomux86\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000056; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000057 (FCH::IOMUX::iomux87\_gpio)

	· · · · · · · · · · · · · · · · · · ·	
Read-	write. Reset: 00h.	
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	lenotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx00000057; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000058 (FCH::IOMUX::iomux88\_gpio)

	\Gi /	
Read-	write. Reset: 00h.	
*Note		
<N $> d$	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000058; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000059 (FCH::IOMUX::iomux89\_gpio)

Read-	l-write. Reset: 00h.	
*Note	*Note:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
<x> d</x>	lenotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx00000059; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx0000005A (	FCH::IOMUX::iomux90_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0 ~ 144.

aliasHOST; IOMUXx0000005A; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx0000005B (FCH::IOMUX::iomux91\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx0000005B; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx0000005C (FCH::IOMUX::iomux92\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000005C; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description:** Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx0000005D (FCH::IOMUX::iomux93\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx0000005D; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx0000005E (FCH::IOMUX::iomux94\_gpio)

Read-	write. Reset: 00h.	
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
$\langle X \rangle d$	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx0000005E; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000005F (FCH::IOMUX::iomux95\_gpio) Read-write. Reset: 00h.

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> c</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx0000005F; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000060 (FCH::IOMUX::iomux96\_gpio)

Read-	write. Reset: 00h.	
*Note:	*Note:	
<n> d</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> d</x>	enotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx00000060; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

10: function-211: function-3

IOMUXx00000061 (FCH::IOMUX::iomux97_gpio)		
Read-v	Read-write. Reset: 00h.	
*Note:	*Note:	
<n> d</n>	enotes number in hexadecimal: 00h ~ 90h.	
<x> d</x>	enotes number in decimal: $0 \sim 144$ .	
_aliasHC	OST; IOMUXx00000061; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	

## IOMUXx00000062 (FCH::IOMUX::iomux98\_gpio)

Read-	write. Reset: 00h.
*Note	:
<N $> d$	lenotes number in hexadecimal: 00h ~ 90h.
<x> d</x>	lenotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx00000062; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000063 (FCH::IOMUX::iomux99\_gpio)

	· · · · · · · · · · · · · · · · · · ·
Read-	write. Reset: 00h.
*Note	:
< N > d	lenotes number in hexadecimal: 00h ~ 90h.
< X > d	lenotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx00000063; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000064 (FCH::IOMUX::iomux100\_gpio)

Read-write. Reset: 00h.	
*Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHOST; IOMUXx00000064; IOMUX=FED8_0D00h	
Bits Description	

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000065 (FCH::IOMUX::iomux101\_gpio)

Read-	Read-write. Reset: 00h.	
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasHC	OST; IOMUXx00000065; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000066 (FCH::IOMUX::iomux102\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.	
*Note	*Note:	
<N $> d$	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000066; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000067 (FCH::IOMUX::iomux103\_gpio)

	· · · · · · · · · · · · · · · · · · ·
Read-	write. Reset: 00h.
*Note	:
< N > d	lenotes number in hexadecimal: 00h ~ 90h.
< X > d	lenotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx00000067; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

IOMUXx00000068 (FCH::IOMUX::iomux104_gpio)
Read-write Reset: 00h

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0 ~ 144.

\_aliasHOST; IOMUXx00000068; IOMUX=FED8\_0D00h

,,,,,,,,,	
Bits	Description
7:2	Reserved.
1.0	iomuy anio y Dood

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description:** Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000069 (FCH::IOMUX::iomux105\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000069; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x
	-

iomux\_gpio\_x. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx0000006A (FCH::IOMUX::iomux106\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000006A; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

**Description:** M 00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx0000006B (FCH::IOMUX::iomux107\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000006B; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx0000006C (FCH::IOMUX::iomux108\_gpio)

Read-	Read-write. Reset: 00h.		
*Note:			
<n> d</n>	lenotes number in hexadecimal: 00h ~ 90h.		
<x> d</x>	lenotes number in decimal: 0 ~ 144.		
_aliasHC	OST; IOMUXx0000006C; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

# IOMUXx0000006D (FCH::IOMUX::iomux109\_gpio) Read-write, Reset: 00h

Read-write. Reset: 00h.		
*Note:		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasH0	OST; IOMUXx0000006D; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx0000006E (FCH::IOMUX::iomux110\_gpio)

Read-write. Reset: 00h.		
*Note:		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasH0	OST; IOMUXx0000006E; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

aliasHOST; IOMUXx0000006F; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

Read-write. Reset: 00h.

iomux\_gpio\_x. Read-write. Reset: 0h. 1:0

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000070 (FCH::IOMUX::iomux112\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

aliasHOST; IOMUXx00000070; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 iomux\_gpio\_x. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000071 (FCH::IOMUX::iomux113\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000071; IOMUX=FED8\_0D00h

#### Bits Description

Reserved. 7:2

1:0 iomux\_gpio\_x. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000072 (FCH::IOMUX::iomux114\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000072; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000073 (FCH::IOMUX::iomux115\_gpio)

Read-write. Reset: 00h.		
*Note	:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasHC	OST; IOMUXx00000073; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000074 (FCH::IOMUX::iomux116\_gpio)

	· —C1 /	
Read-write. Reset: 00h.		
*Note		
<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> denotes number in decimal: 0 ~ 144.</x>		
_aliasH0	OST; IOMUXx00000074; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000075 (FCH::IOMUX::iomux117\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
<x> c</x>	denotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx00000075; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

IOMUXx00000076 (FC.	H::IOMUX::iomux118_gpio)
Read-write Reset: 00h	

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx00000076; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.
1.0	

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description:** Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000077 (FCH::IOMUX::iomux119\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx00000077; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.
1:0 iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0

01: function-1 10: function-2 11: function-3

#### IOMUXx00000078 (FCH::IOMUX::iomux120\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

\_aliasHOST; IOMUXx00000078; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

**Description:** M 00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000079 (FCH::IOMUX::iomux121\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

aliasHOST; IOMUXx00000079; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx0000007A (FCH::IOMUX::iomux122\_gpio)

	, —Ci /	
Read-	Read-write. Reset: 00h.	
*Note	:	
< N > d	lenotes number in hexadecimal: 00h ~ 90h.	
< X > d	lenotes number in decimal: $0 \sim 144$ .	
_aliasHC	OST; IOMUXx0000007A; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx0000007B (FCH::IOMUX::iomux123\_gpio) Read-write, Reset: 00h

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<n> c</n>	denotes number in hexadecimal: 00h ~ 90h.		
<x> c</x>	denotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx0000007B; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

## IOMUXx0000007C (FCH::IOMUX::iomux124\_gpio)

Read-	write. Reset: 00h.
*Note:	
<N $> d$	enotes number in hexadecimal: 00h ~ 90h.
<x> d</x>	enotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx0000007C; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

IOMUXx0000007D (	FCH::IOMUX::iomux125_gpio)
------------------	----------------------------

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

aliasHOST; IOMUXx0000007D; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2

11: function-3

#### IOMUXx0000007E (FCH::IOMUX::iomux126\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal: 0 ~ 144.

\_aliasHOST; IOMUXx0000007E; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx0000007F (FCH::IOMUX::iomux127\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx0000007F; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000080 (FCH::IOMUX::iomux128\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000080; IOMUX=FED8\_0D00h

7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000081 (FCH::IOMUX::iomux129\_gpio)

	<del></del>	
Read-	Read-write. Reset: 00h.	
*Note		
< N > d	enotes number in hexadecimal: 00h ~ 90h.	
< X > d	enotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx00000081; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

# IOMUXx00000082 (FCH::IOMUX::iomux130\_gpio) Read-write. Reset: 00h

Read-	Read-write. Reset: 00h.		
*Note	*Note:		
<N $>c$	denotes number in hexadecimal: 00h ~ 90h.		
<x> c</x>	denotes number in decimal: 0 ~ 144.		
_aliasH0	OST; IOMUXx00000082; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

## IOMUXx00000083 (FCH::IOMUX::iomux131\_gpio)

Read-	write. Reset: 00h.	
*Note	:	
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000083; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

IOMUXx00000084	(FCH::IOMUX::iomux132_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal: 0  $\sim$  144.

aliasHOST; IOMUXx00000084; IOMUX=FED8\_0D00h

Bits	Description
7:2	Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description:** Multi-function IO pin function select for pin GPIO<X>

00: function-0 01: function-1 10: function-2 11: function-3

#### IOMUXx00000085 (FCH::IOMUX::iomux133\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h  $\sim$  90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000085; IOMUX=FED8\_0D00h

## Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

10: function-2

11: function-3

#### IOMUXx00000086 (FCH::IOMUX::iomux134\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

 $\langle X \rangle$  denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000086; IOMUX=FED8\_0D00h

#### Bits Description

7:2 Reserved.

1:0 **iomux\_gpio\_x**. Read-write. Reset: 0h.

**Description**: Multi-function IO pin function select for pin GPIO<X>

00: function-0

01: function-1

10: function-2

11: function-3

#### IOMUXx00000087 (FCH::IOMUX::iomux135\_gpio)

Read-write. Reset: 00h.

\*Note:

<N> denotes number in hexadecimal: 00h ~ 90h.

<X> denotes number in decimal:  $0 \sim 144$ .

\_aliasHOST; IOMUXx00000087; IOMUX=FED8\_0D00h

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx00000088 (FCH::IOMUX::iomux136\_gpio)

Read-	write. Reset: 00h.
*Note	:
<n> d</n>	lenotes number in hexadecimal: 00h ~ 90h.
<x> d</x>	lenotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx00000088; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx00000089 (FCH::IOMUX::iomux137\_gpio)

Read-	write. Reset: 00h.	
*Note	:	
<n> c</n>	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
<x> c</x>	<x> denotes number in decimal: 0 ~ 144.</x>	
_aliasH0	OST; IOMUXx00000089; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx0000008A (FCH::IOMUX::iomux138\_gpio)

Read-	write. Reset: 00h.
*Note:	
< N > d	enotes number in hexadecimal: 00h ~ 90h.
<x> d</x>	enotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx0000008A; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

11: function-3

IOMUXx0000008B (F	CH::IOMUX::iomux139_gpio)
-------------------	---------------------------

ead-write. Reset: 00h.	
Note:	
<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
⟨S denotes number in decimal: 0 ~ 144.	
iasHOST; IOMUXx0000008B; IOMUX=FED8_0D00h	
its Description	
:2 Reserved.	
:0 iomux_gpio_x. Read-write. Reset: 0h.	
<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
00: function-0	
01: function-1	
10: function-2	

## IOMUXx0000008C (FCH::IOMUX::iomux140\_gpio)

Read-	write. Reset: 00h.	
*Note		
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>	
< X > d	lenotes number in decimal: 0 ~ 144.	
_aliasHC	OST; IOMUXx0000008C; IOMUX=FED8_0D00h	
Bits	Description	
7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx0000008D (FCH::IOMUX::iomux141\_gpio)

Read-	write. Reset: 00h.
*Note	:
< N > d	lenotes number in hexadecimal: 00h ~ 90h.
< X > d	lenotes number in decimal: 0 ~ 144.
_aliasHC	OST; IOMUXx0000008D; IOMUX=FED8_0D00h
Bits	Description
7:2	Reserved.
1:0	iomux_gpio_x. Read-write. Reset: 0h.
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>
	00: function-0
	01: function-1
	10: function-2
	11: function-3

## IOMUXx0000008E (FCH::IOMUX::iomux142\_gpio)

Read-write. Reset: 00h.
*Note:
<n> denotes number in hexadecimal: 00h ~ 90h.</n>
<x> denotes number in decimal: 0 ~ 144.</x>
_aliasHOST; IOMUXx0000008E; IOMUX=FED8_0D00h
Bits Description

7:2	Reserved.	
1:0	iomux_gpio_x. Read-write. Reset: 0h.	
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>	
	00: function-0	
	01: function-1	
	10: function-2	
	11: function-3	

## IOMUXx0000008F (FCH::IOMUX::iomux143\_gpio)

Read-	write. Reset: 00h.		
*Note			
< N > d	<n> denotes number in hexadecimal: 00h ~ 90h.</n>		
< X > d	$\langle X \rangle$ denotes number in decimal: $0 \sim 144$ .		
_aliasHC	OST; IOMUXx0000008F; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

## IOMUXx00000090 (FCH::IOMUX::iomux144\_gpio)

Read-	Read-write. Reset: 00h.		
*Note	:		
< N > d	lenotes number in hexadecimal: 00h ~ 90h.		
< X > d	$\langle X \rangle$ denotes number in decimal: $0 \sim 144$ .		
_aliasH0	OST; IOMUXx00000090; IOMUX=FED8_0D00h		
Bits	Description		
7:2	Reserved.		
1:0	iomux_gpio_x. Read-write. Reset: 0h.		
	<b>Description</b> : Multi-function IO pin function select for pin GPIO <x></x>		
	00: function-0		
	01: function-1		
	10: function-2		
	11: function-3		

#### 8 System Hub (SYSHUB)

#### 8.1 Overview

The System Hub is used to connect the high speed IO logic into the system. This allows the high speed IO devices to quickly and efficiently access the memory controllers on the system while allowing efficient priority control for preventing any single high speed interface from dominating the memory controller.

#### 8.2 USB

#### 8.2.1 USB 3.1 – PD I2C Target Registers

FCHE	PDSLVI2Cx17E00680 (FCHPDSLVI2C::USB_PD_SLAVE_CONTROL)	
	0003_5C06h.	
	IN; FCHPDSLVI2Cx17E00680; FCHPDSLVI2C=0000_0000h	
	Description	
31:18	Reserved.	
17	USB_PD_EN_SWITCH1. Read-write. Reset: 1.	
	<b>Description</b> : 0: H/W will not allow external PD Controller to update PHY Crossbar Switch for port 1 1: H/W will allow external PD Controller to update PHY Crossbar Switch for port 1 provided USB_PD_HW_Enable is set.	
16	USB_PD_EN_SWITCH0. Read-write. Reset: 1.	
	<b>Description</b> : 0: H/W will not allow external PD Controller to update PHY Crossbar Switch for port 0. 1: H/W will allow external PD Controller to update PHY Crossbar Switch for port 0 provided USB_PD_HW_Enable is set.	
15	Reserved.	
14:8	<b>USB_PD_Slave_Addr</b> . Read-write. Reset: 5Ch. 7-bit Slave address written into i2c slave each time the USB PD Slave comes out of reset.	
7	Reserved.	
6	CMD_STS_MASK_EN. Read-write. Reset: 0.	
	<b>Description</b> : 0: No command completion will be hold.	
	1: Enable command completion to be hold from being sent to USB PD Controller.	
5	CMD_STS_MASK_CLR0. Read-write. Reset: 0.	
	<b>Description</b> : 0: When CMD_MASK_EN is 0 and command completion sets, disable TCA0 command completion	
	returns to the USB PD controller.	
	1: When CMD_MASK_EN is 1, enable TCA0 command completion to be return to the USB PD Controller.	
4	CMD_STS_MASK_CLR1. Read-write. Reset: 0.	
	<b>Description</b> : 0: When CMD_MASK_EN is 0 and command completion sets, disable TCA1 command completion	
	returns to the USB PD controller.	
2	1: When CMD_MASK_EN is 1, enable TCA1 command completion to be return to the USB PD Controller.	
3	USB_PD_I2C_INT_Enable. Read-write. Reset: 0.	
	<b>Description</b> : 0: No interrupts are ever sent to RSMU from the PD Slave.	
	1: When USB_PD_HW_Enable is 0, the I2C Interrupts are not serviced by hardware but are instead forwarded to the RSMU.	
2	USB_PD_HW_Enable. Read-write. Reset: 1.	
_	<b>Description:</b> 0: USB_PD Hardware (H/W) will not service the I2C Interrupts and therefore not write the Crossbar	
	<b>Description.</b> 6. Cab_rD Hardware (11/11) will not service the 12C interrupts and therefore not write the Crossoar	

	switch TCA_TCPC register.	
	1: H/W is enabled to service the I2C Interrupts	
1	Slv_ClkGate_Enable. Read-write. Reset: 1.	
	<b>Description</b> : 0: Disable HW Mode Clock Gating. Also reduces SDA Hold in I2C device by about 20ns. See I2C	
	spec: IC_SDA_HOLD.	
	1: Enable small delay on I2C inputs and clock gating when USB_PD_HW_Enable is set	
0	Dbg_ClkGate_Enable. Read-write. Reset: 0.	
	<b>Description</b> : 0: Do not allow the Debug Unit ClkOn to disable the clock gating circuit - effectively changing the	
	behavior of the circuit.	
	1: Allow the Debug Unit ClkOn to disable the clock gating circuit	

## **List of Namespaces**

Namespace	Heading(s)
Core::X86::Apic	2.1.11.2.2 [Local APIC
·	Registers]
Core::X86::Cpuid	2.1.12.1 [CPUID Instruction
	Functions]
Core::X86::Msr	2.1.13.1 [MSRs -
	MSR0000_xxxx]
	2.1.13.2 [MSRs -
	MSRC000_xxxx]
	2.1.13.3 [MSRs -
	MSRC001_0xxx]
	2.1.13.4 [MSRs –
	MSRC001_1xxx]
Core::X86::Pmc::Core	2.1.14.2 [Large Increment per
	Cycle Events]
	2.1.14.3.1 [Floating-Point
	(FP) Events]
	2.1.14.3.2 [LS Events]
	2.1.14.3.3 [IC and BP Events]
	2.1.14.3.4 [DE Events]
	2.1.14.3.5 [EX (SC) Events] 2.1.14.3.6 [L2 Cache Events]
Core::X86::Pmc::L3	2.1.14.4.1 [L3 Cache PMC
CoreXooPilicL3	Events]
Core::X86::Smm	2.1.11.1.6 [System
CoreXooSillili	Management State]
FCHPDSLVI2C	8.2.1 [USB 3.1 – PD I2C
I GIII DOLVIZG	Target Registers]
FCH::IOAPIC	7.2.1.1 [IOAPIC Registers]
FCH::IOMUX	7.2.4.1 [IOMUX Registers]
FCH::ITF::ESPI	7.2.3.3 [eSPI Registers]
FCH::LPCHOSTSPIR	7.2.3.2 [LPC Serial Peripheral
EG	Interface (SPI) Registers]
FCH::LPCPCICFG	7.2.3.1 [Device 14h Function
	3 (LPC Bridge) Configuration
	Registers]
FCH::SSC	7.2.2.2 [Registers]
IO	2.1.7 [PCI Configuration
	Legacy Access]
MCA::DE	3.2.5.4 [DE]
MCA::EX	3.2.5.5 [EX]
MCA::FP	3.2.5.6 [FP]
MCA::IF	3.2.5.2 [IF]
MCA::L2	3.2.5.3 [L2]
MCA::LS	3.2.5.1 [LS]
SBRMI	5.6 [SB-RMI Registers]
SBTSI	6.4 [SB-TSI Registers]
SMU::THM	4.2.1 [Registers]
51410111141	7.4.1 [1/62131613]

### **List of Definitions**

ABS: ABS(integer expression): Remove sign from signed value.

AGESATM: AMD Generic Encapsulated Software Architecture.

**AM4**: Desktop, single die, single socket. For client desktop platform (uPGA) DDR4. AM4 = (Core::X86::Cpuid::BrandId[PkgType] == 02h).

**AP**: Applications Processor.

APML: Advanced Platform Management Link.

APU: Accelerated Processing Unit. ARA: Alert response address.

ARP: Address Resolution Protocol

BAR: The BAR, or base address register, physical register mnemonic format

is of the form PREFIXxZZZ.

BatteryPower: The system is running from a limited energy or battery power source or otherwise undocked from a continuous power supply. Setting using this definition may be required to change during run time.

BCD: Binary Coded Decimal number format.

**BCS**: Base Configuration Space.

BIST: Built-In Self-Test. Hardware within the processor that generates test patterns and verifies that they are stored correctly (in the case of memories) or received without error (in the case of links).

BMC: Base management controller.

Boot VID: Boot Voltage ID. This is the VDD and VDDNB voltage level that the processor requests from the external voltage regulator during the initial phase of the cold boot sequence.

**BSC**: Boot strap core. Core 0 of the BSP.

BSP: Boot strap processor.

**C-states**: These are ACPI defined core power states. C0 is operational. All other C-states are low-power states in which the processor is not executing code. See docACPI.

Canonical-address: An address in which the state of the most-significant implemented bit is duplicated in all the remaining higher-order bits, up to

**CCX**: Core Complex where more than one core shares L3 resources.

CEIL: CEIL(real expression): Rounds real number up to nearest integer.

**CMP**: Specifies the core number.

**COF**: Current operating frequency of a given clock domain.

**Cold reset**: PWROK is de-asserted and RESET\_L is asserted.

Configurable: Indicates that the access type is configurable as described by the documentation.

**CoreCOF**: Core current operating frequency in MHz. CoreCOF =

(Core::X86::Msr::PStateDe

f[CpuFid[7:0]]/Core::X86::Msr::PStateDef[CpuDfsId])\*200. A nominal frequency reduction can occur if spread spectrum clocking is enabled.

COUNT: COUNT(integer expression): Returns the number of binary 1's in

**CpuCoreNum**: Specifies the core number.

**CPUID**: The CPUID, or x86 processor identification state, physical register mnemonic format is of the form CPUID FnXXXX\_XXXX\_EiX[\_xYYY], where XXXX\_XXXX is the hex value in the EAX and YYY is the hex value in ECX.

**DID**: Divisor Identifier. Specifies the post-PLL divisor used to reduce the COF.

docACPI: Advanced Configuration and Power Interface (ACPI) Specification. <a href="http://www.acpi.info">http://www.acpi.info</a>.

docAM4: Socket AM4 Processor Functional Data Sheet, order# 55509.

docAPM1: AMD64 Architecture Programmer's Manual Volume 1: Application Programming, order# 24592.

docAPM2: AMD64 Architecture Programmer's Manual Volume 2: System Programming, order# 24593.

docAPM3: AMD64 Architecture Programmer's Manual Volume 3: Instruction-Set Reference, order# 24594.

docAPM4: AMD64 Architecture Programmer's Manual Volume 4: 128-Bit and 256-Bit Media Instructions, order# 26568.

docAPM5: AMD64 Architecture Programmer's Manual Volume 5: 64-Bit Media and x87 Floating-Point Instructions, order# 26569.

docASF: Alert Standard Format Specification. http://dmtf.org/standards/asf.

docATA: AT Attachment with Packet Interface. http://www.t13.org. docDP: VESA DisplayPort Standard. http://www.vesa.org/vesa-standards.

docI2C: I2C Bus Specification.

http://www.nxp.com/documents/user manual/UM10204.pdf

docIOMMU: AMD I/O Virtualization Technology Specification, order#

48882.

docJEDEC: JEDEC Standards. http://www.jedec.org.

docPCIe: PCI Express® Specification. http://www.pcisig.org. docPCIIb: PCI Local Bus Specification. http://www.pcisig.org. docRevG: Revision Guide for AMD Family 19h Models 50h-5Fh

Processors, order #56809.

docSATA: Serial ATA Specification. http://www.sata-io.org.

docSDHC: Secure Digital Host Controller Standard Specification. https://www.sdcard.org.

docSFP6: AMD FP6 Processor Functional Data Sheet, order# 56177.

docSMB: System Management Bus (SMBus) Specification.

http://www.smbus.org.

docUSB: Universal Serial Bus Specification. http://www.usb.org.

Doubleword: A 32-bit value.

DW: Doubleword. EC: Embedded Controller.

**ECS**: Extended Configuration Space.

**EDC**: Electrical design current. Indicates the maximum current the voltage

rail can demand for a short, thermally insignificant time.

Error-on-read: Error occurs on read. Error-on-write: Error occurs on write.

**Error-on-write-0**: Error occurs on bitwise write of 0.

Error-on-write-1: Error occurs on bitwise write of 1.

FCH: The integrated platform subsystem that contains the IO interfaces and bridges them to the system BIOS. Previously included in the Southbridge.

FDS: Functional Data Sheet. There is one FDS for each package type. See docAM4 or docSFP6.

FID: Frequency Identifier. Specifies the PLL frequency multiplier for a given clock domain.

FLOOR: FLOOR(integer expression): Rounds real number down to nearest integer.

**FP6**: Notebook package for direct solder boards (uPGA). FP6 =

(Core::X86::Cpuid::BrandId[PkgType] == 00h).

FreeRunSampleTimer: An internal free running timer used by many power management features.

**GB**: Gbyte or Gigabyte; 1,073,741,824 bytes.

GT/s: Giga-Transfers per second.

HTC: Hardware Thermal Control.

HTC-active state: Hardware-controlled lower-power, lower performance

state used to reduce temperature. HWPF: Hardware Prefetcher.

IBS: Instruction based sampling.

**IFCM**: Isochronous flow-control mode, as defined in the link specification. Inaccessible: Not readable or writable (e.g., Hide? Inaccessible: Read-

IO configuration: Access to configuration space though IO ports CF8h and CFCh.

IORR: IO range register.

KB: Kbyte or Kilobyte; 1024 bytes.

KBC: Keyboard Controller.

L1 cache: The level 1 caches (instruction cache and the data cache).

L2 cache: The level 2 caches.

L3: Level 3 Cache. The L3 term is also in Addrmaps to enumerate CCX units.

L3 cache: Level 3 Cache.

Linear (virtual) address: The address generated by a core after the segment is applied.

LINT: Local interrupt.

Logical address: The address generated by a core before the segment is

logical mnemonic: The register mnemonic format that describes the register functionally, what namespace to which the register belongs, a name for the register that connotes its function, and optionally, named parameters that indicate the different function of each instance (e.g.,

Link::Phy::PciDevVendIDF3). See 1.4.3.1 [Logical Mnemonic].

LRU: Least recently used.

LVT: Local vector table. A collection of APIC registers that define interrupts for local events (e.g., APIC[530:500] [Extended Interrupt [3:0] Local Vector Table1).

Macro-op: The front-end of the pipeline breaks instructions into macro-ops and transfers (dispatches) them to the back-end of the pipeline for scheduling and execution. See Software Optimization Guide.

Master abort: This is a PCI-defined term that is applied to transactions on

other than PCI buses. It indicates that the transaction is terminated without affecting the intended target; Reads return all 1s; Writes are discarded; the master abort error code is returned in the response, if applicable; master abort error bits are set if applicable.

**Master or SMBus Master**: The device that initiates and terminates all communication and drives the clock, SCL.

**MAX**: MAX(integer expression list): Picks maximum integer or real value of comma separated list.

MB: Megabyte; 1024 KB.

MCA: Machine Check Architecture.

MCAX: Machine Check Architecture eXtensions.

**MergeEvent**: A PMC event that is capable of counter increments greater than 15, thus requiring merging a pair of even/odd performance monitors.

**Micro-op**: Processor schedulers break down macro-ops into sequences of even simpler instructions called micro-ops, each of which specifies a single primitive operation. See Software Optimization Guide.

**MIN**: MIN(integer expression list): Picks minimum integer or real value of comma separated list.

**MMIO**: Memory-Mapped Input-Output range. This is physical address space that is mapped to the IO functions such as the IO links or MMIO configuration.

MMIO configuration: Access to configuration space through memory space

MSR: The MSR, or x86 model specific register, physical register mnemonic format is of the form MSRXXXX\_XXXX, where XXXX\_XXXX is the hexadecimal MSR number. This space is accessed through x86 defined RDMSR and WRMSR instructions.

**MTRR**: Memory-type range register. The MTRRs specify the type of memory associated with various memory ranges.

**NBC**: NBC=(CPUID Fn00000001\_EBX[LocalApicId[3:0]] == 0). Node Base Core. The lowest numbered core in the node.

**Node**: A node, is an integrated circuit device that includes one to 8 cores (one Core Complex).

NTA: Non-Temporal Access. **OW**: Octword. An 128-bit value.

**PCICFG**: The PCICFG, or PCI defined configuration space, physical

register mnemonic format is of the form DXFYxZZZ.

PCIe®: PCI Express.

 $\textbf{PCS} \hbox{: Physical Coding Sublayer.}$ 

**PEC**: Packet error code.

**physical mnemonic**: The register mnemonic that is formed based on the physical address used to access the register (e.g., D18F3x00). See 1.4.3.2 [Physical Mnemonic].

**PMC**: The PMC, or x86 performance monitor counter, physical register mnemonic format is any of the forms {PMCxXXX, L2IPMCxXXX, NBPMCxXXX}, where XXX is the performance monitor select.

POR: Power on reset.

**POW**: POW(base, exponent): POW(x,y) returns the value x to the power of

**Processor**: A package containing one or more Nodes. See Node.

PTE: Page table entry.

QW: Quadword. A 64-bit value.

**REFCLK**: Reference clock. Refers to the clock frequency (100 MHz) or the clock period (10 ns) depending on the context used.

**register instance parameter specifier**: A register instance parameter specifier is of the form \_register parameter name[register parameter value list] (e.g., The register instance parameter specifier \_dct[1:0] has a register parameter name of dct (The DCT PHY instance name) and a register parameter value list of "1:0" or 2 instances of DCT PHY).

**register instance specifier:** The register instance specifier exists when there is more than one instance for a register. The register instance specifier consists of one or more register instance parameter specifier (e.g., The register instance specifier \_dct[1:0]\_chiplet[BCST,3:0]\_pad[BCST,11:0] consists of 3 register instance parameter specifiers, \_dct[1:0], \_chiplet[BCST,3:0], and \_pad[BCST,11:0]).

**register name**: A name that connotes the function of the register.

**register namespace**: A namespace for which the register name must be unique. A register namespace indicates to which IP it belongs and an IP may have multiple namespaces. A namespace is a string that supports a list of "::" separated names. The convention is for the list of names to be hierarchical, with the most significant name first and the least significant name last (e.g., Link::Phy::Rx is the RX component in the Link PHY).

**register parameter name**: A register parameter name is the name of the

number of instances at some level of the logical hierarchy (e.g., The register parameter name dct specifies how many instances of the DCT PHY exist). **register parameter value list:** The register parameter value list is the logical name for each instance of the register parameter name (e.g., For \_dct[1:0], there are 2 DCT PHY instances, with the logical names 0 and 1, but it should be noted that the logical names 0 and 1 can correspond to physical values

there are 2 DCT PHY instances, with the logical names 0 and 1, but it shows be noted that the logical names 0 and 1 can correspond to physical values other than 0 and 1). It is the purpose of the AddressMappingTable to map these register parameter values to physical address values for the register.

**Reserved-write-as-0**: Reads are undefined. Must always write 0. **Reserved-write-as-1**: Reads are undefined. Must always write 1.

**ROUND**: ROUND(real expression): Rounds to the nearest integer; halfway rounds away from zero.

**RTS**: Remote temperature sensor, typical examples are ADM1032, LM99, MAX6657, EMC1002.

SB-RMI: Remote Management interface.

**SB-TSI**: Sideband Internal Temperature Sensor Interface. See APML. **Shutdown**: A state in which the affected core waits for either INIT, RESET, or NMI. When shutdown state is entered, a shutdown special cycle is sent on the IO links

**Slave or SMBus slave:** The slave cannot initiate SMBus communication and cannot drive the clock but can drive the data signal SDA and the alert signal ALERT\_L.

**SMAF**: System Management Action Field. This is the code passed from the SMC to the processors in STPCLK assertion messages.

SMI: System management interrupt. SMM: System Management Mode. SMT: Simultaneous multithreading. See Core::X86::Cpuid::CoreId[ThreadsPerCore].

**Speculative event**: A performance monitor event counter that counts all occurrences of the event even if the event occurs during speculative code execution.

SSC: Spread Spectrum Clocking.
SVM: Secure virtual machine.
TCC: Temperature calculation circuit.
Tctl: Processor temperature control value.

**TDC**: Thermal Design Current.

**TDP:** Thermal Design Power. A power consumption parameter that is used in conjunction with thermal specifications to design appropriate cooling solutions for the processor.

**Thread**: One architectural context for instruction execution.

**Token**: A scheduler entry used in various DF queues to track outstanding requests.

**TOM2**: Top of extended Memory. **TSI**: Temperature sensor interface.

**TSM**: Temperature sensor macro.

**UMI**: Unified Media Interface. The link between the processor and the FCH. **UNIT**: UNIT(register field reference): Input operand is a register field reference that contains a valid values table that defines a value with a unit (e.g., clocks, ns, ms, etc.). This function takes the value in the register field and returns the value associated with the unit (e.g., If the field had a valid value definition where 1010b was defined as 5 ns). Then if the field had the value of 1010b, then UNIT() would return the value 5.

**Unpredictable**: The behavior of both reads and writes is unpredictable. **VID**: Voltage level identifier.

**Volatile:** Indicates that a register field value may be modified by hardware, firmware, or microcode when fetching the first instruction and/or might have read or write side effects. No read may depend on the results of a previous read and no write may be omitted based on the value of a previous read or write.

**Warm reset**: RESET\_L is asserted only (while PWROK stays high). **WDT**: Watchdog timer. A timer that detects activity and triggers an error if a specified period of time expires without the activity.

WRIG: Writes Ignored.

**Write-0-only**: Writing a 0 clears to a 0; Writing a 1 has no effect. If not associated with Read, then reads are undefined.

**Write-1-only:** Writing a 1 sets to a 1; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-1-to-clear**: Writing a 1 clears to a 0; Writing a 0 has no effect. If not associated with Read, then reads are undefined.

**Write-once**: Capable of being written once; all subsequent writes have no effect. If not associated with Read, then reads are undefined.

**X2APICEN**: x2 APIC is enabled. X2APICEN = (Core::X86::Msr::APIC\_BAR[ApicEn] &&

Core::X86::Msr::APIC\_BAR[x2ApicEn]). **XBAR**: Cross bar; command packet switch.

## **Memory Map - MSR**

Physical Mnemonic	Namespace
0000_0010hC000_0410h	Core::X86::Msr
C000_2000hC000_2009h	MCA::LS
C000_2010hC000_2016h	MCA::IF
C000_2020hC000_2029h	MCA::L2
C000_2030hC000_2036h	MCA::DE
C000_2050hC000_2056h	MCA::EX
C000_2060hC000_2066h	MCA::FP
C001_0000hC001_02F1h	Core::X86::Msr
C0010400	MCA::LS
C0010401	MCA::IF
C0010402	MCA::L2
C0010403	MCA::DE
C0010405	MCA::EX
C0010406	MCA::FP
C001_1002hC001_103Ch	Core::X86::Msr

## **Memory Map - Main Memory**

Physical Mnemonic	Namespace
00000000: GPUF0REGx59800x59B14	SMU::THM
FEC00000: IOAPICx00000000x00000010	FCH::IOAPIC
FEC00000:	FCH::IOAPIC
IOAPICx00000010_indirectaddressoffset00x00000010_indire	
ctaddressoffset3F	
FEC00000: IOAPICx00000020x000000040	FCH::IOAPIC
FEC10000: SPIx00000000x000000FC	FCH::LPCHOSTSPIREG
FEC20000: ESPIx00000000x000000AC	FCH::ITF::ESPI
FED80D00: IOMUXx00000000x00000090	FCH::IOMUX
FED81100: SSCx000000000x0000003C	FCH::SSC

## **Memory Map - PCICFG**

Physical Mnemonic	Namespace
D14F3x000x0DC	FCH::LPCPCICFG

## **Memory Map - SMN**

Physical Mnemonic	Namespace
0000_0000h: FCHPDSLVI2Cx17E00680	FCHPDSLVI2C