Orig

TMS34010 GRAPHICS SYSTEM PROCESSOR

Instruction Cycle Time:

— 160 ns . . . (TMS34010-50)

— 200 ns . . . (TMS34010-40)

Fully Programmable 32-Bit General-Purpose Processor with 128-Megabyte Address

Processor with 128-Megabyte Address
Range
Pixel Processing, XY Addressing, and

Pixel Processing, XY Addressing, and
 Window Checking Built into the Instruction
 Set

Programmable 1, 2, 4, 8, or 16-Bit Pixel
 Size with 16 Boolean and 6 Arithmetic Pixel
 Processing Options (Raster-Ops)

 30 General-Purpose 32-bit Registers and 32-bit Stack Pointer

• 256-Byte LRU On-Chip Instruction Cache

 Direct Interfacing to Both Conventional DRAM and Multiport Video RAM

 Dedicated 8/16-Bit Host Processor Interface and HOLD/HLDA Interface

 Programmable CRT Control (HSYNC, VSYNC, BLANK)

High-Level Language Support

 Full Line of Hardware and Software Development Tools Including a "C" Compiler

• 68-Leaded Packaging (PLCC)

• 5-Volt CMOS Technology

JANUARY 1986 - REVISED JULY 1987 **FN PACKAGE** (TOP VIEW) 68 67 66 65 64 63 62 61 60 **HD**0 LADO 10 59 []HD1 LAD1 11 58 **∏**HD2 LAD2 12 57 HD3 LAD3 13 56 **[]**HD4 LAD4 14 55 **HD**5 LAD5 15 54 **[]**HD6 LAD6 16 53 []HD7 LAD7 17 Vss VSS 🗖 18 52 F HD8 51 Π LAD8 19 LAD9 20 50 T HD9 49 N HD10 LAD10 21 48 HD11 LAD11 22 HD12 LAD12 23 47 N HD13 46 E LAD13 24 LAD14 25 45 **[]**HD14 LAD15 26 HD15 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 HLDA/

description

The TMS34010 Graphics System Processor (GSP) is an advanced high-performance CMOS 32-bit microprocessor optimized for graphics display systems. With a built-in instruction cache, the ability to simultaneously access memory and registers, and an instruction set designed specifically for raster graphics operation, the TMS34010 provides user-programmable control of the CRT interface as well as the memory interface (both standard DRAM and multiport video RAM). The 1-gigabit address space is completely bit-addressable on bit boundaries using variable width data fields (1 to 32 bits). Additional graphics addressing modes support 1, 2, 4, 8, and 16-bit wide pixels. The TMS34010 is exceptionally well-supported by graphics software interface standards such as CGI/VDI, DGIS, and MS-Windows, as well as a full line of hardware and software support tools.

architecture

The TMS34010 is a CMOS 32-bit processor with hardware support for graphics operations such as PixBlts (raster ops) and curve-drawing algorithms. Also included is a complete set of general-purpose instructions with addressing tuned to support high-level languages. In addition to its ability to address a large external memory range, the TMS34010 contains 30 general-purpose 32-bit registers, a hardware stack pointer and a 256-byte instruction cache. On-chip functions include 28 programmable I/O registers that contain CRT control, input/output control, and instruction parameters. The TMS34010 directly interfaces to dynamic

This document contains information on products in more than one phase of development. The status of each device is indicated on the page(s) specifying its electrical characteristics.



Copyright © 1987, Texas Instruments Incorporated


RAMs and video RAMs and generates video monitor control signals. It also accommodates a conventional HOLD/HLDA shared access as well as a separate, generalized interface for communicating with any standard host processor.

pin descriptions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
			Host Interface Bus Pins
ਜ <u>cs</u>	66	1	Host chip select
HDO-HD15	44-51, 53-60	I/O	Host bidirectional data bus
HFS0, HFS1	67, 68	1	Host function select
HINT	42	О	Host interrupt request
HLDS	63	ł	Host lower data select
HUDS	62	I	Host upper data select
HRDY	43	0	Host ready
HREAD	64	l	Host read strobe
HWRITE	65	I	Host write strobe
			Local Bus Interface Pins
RAS	38	О	Local row-address strobe
CAS	39	0	Local column-address strobe
DDOUT	36	0	Local data direction out
DEN	37	0	Local data enable
LADO-LAD15	10-17, 19-26	I/O	Local address/data bus
LAL	34	0	Local address latched
LCLK1, LCLK2	28, 29	0	Local output clocks
LINT1, LINT2	6, 7	1	Local interrupt request pins
LRDY	9	1	Local ready
TR/QE	41	0	Local shift register transfer or output enable
₩	40	О	Local write strobe
INCLK	5	1	Input clock
			Hold and Emulation
HOLD	8	1	Hold request
RUN/ EMU	2	1	Run/Not emulate
HLDA/EMUA	33	0	Hold acknowledge or emulate acknowledge
			Video Timing Signals
BLANK	32	0	Blanking
HSYNC	30	I/O	Horizontal sync
VCLK	4	1	Video clock
VSYNC	31	I/O	Vertical sync
			Miscellaneous
RESET	3	1	Reset
Vcc	27, 61	ŀ	Nominal 5-volt power supply
V _{SS}	1, 18, 35, 52		Ground



system block diagram






FIGURE 1. TMS34010 INTERNAL ARCHITECTURE



TMS34010 GRAPHICS SYSTEM PROCESSOR

The TMS34010 provides single-cycle execution of most common integer arithmetic and Boolean operations from its instruction cache. Additionally, the TMS34010 incorporates a hardware barrel shifter that provides a single-state bidirectional shift and rotate function for 1 to 32 bits.

A microcoded local memory controller supports pipelined memory write operations of variable-size fields that can be performed in parallel with subsequent instruction execution.

TMS34010 graphics processing hardware supports pixel and pixel-array processing capabilities for both monochrome and color systems that have a variety of pixel sizes. The hardware incorporates two-operand raster operations with Boolean and arithmetic operations, XY addressing, window clipping, window checking operations, 1 to n bits per pixel transforms, transparency, and plane masking. The architecture further supports operations on single pixels (PIXT instructions) or on two-dimensional pixel arrays of arbitrary size (PixBlts).

The TMS34010's flexible graphics processing capabilities allow software-based graphics algorithms without sacrificing performance. These algorithms include: arbitrary window size, custom incremental curve drawing, and two-operand raster operations.

register files

Boolean, arithmetic, byte, and field move instructions operate on data within the GSP's general-purpose register files. The TMS34010 contains thirty-one 32-bit registers, including a system stack pointer (SP). The SP is accessible to both Register File A and B as the sixteenth register. Transfers between registers and memory are facilitated via a complete set of field MOVE instructions with selectable field sizes. Transfers between registers are facilitated via the MOVE instruction.

The fifteen general-purpose registers in Register File A are used for high-level language support and assembly language programming. The fifteen registers in Register File B are dedicated to special functions during PixBlts and other pixel operations, but can be used as general-purpose registers at other times.






FIGURE 2. REGISTER FILES A AND B


program counter (PC)

The TMS34010's 32-bit program counter register points to the next instruction-stream word to be fetched. Since instruction words are aligned to 16-bit boundaries, the four LSBs of the PC are always zero.

instruction cache

An on-chip instruction cache contains 256 bytes of RAM and provides fast access to instructions. It operates automatically and is transparent to software. The cache is divided into four 64-byte segments. Associated with each segment is a 23-bit segment address register to identify the addresses in memory corresponding to the current contents of the cache segment. Each cache segment is further partitioned into eight subsegments of four words each. Each subsegment has associated with it a present flag to indicate whether the subsegment contains valid data.







The cache is loaded only when an instruction requested by the TMS34010 is not already contained within the cache. A least-recently-used (LRU) algorithm is used to determine which of the four segments of the cache is overwritten with the new data. For this purpose, an internal four-by-two LRU stack is used to keep track of cache usage.

status register

The status register (ST) is a special-purpose 32-bit register dedicated to status codes set by the results of implicit and explicit compare operations and parameters used to specify the length and behavior of fields 0 and 1.

31	30	29	28	27	26		 	 	20	 				 13	 	10	9	8	7	6	5	4	3	2	1	o
N	С	z	v	Ri	//// ES//	P B X	RES	I E			RES	SERV	//// /ED		F E 1			FS1	1		F E O		l	FSO		

N - Sign bit

C - Carry bit

Z - Zero bit

V - Overflow bit

PBX - PixBlt executing

IE - Interrupt enable bit

FE1 - Field extension bit 1

FS1 - Field size bit 1

FEO - Field extension bit 0

FSO - Field size bit 0

FIGURE 4. STATUS REGISTER

fields, bytes, pixels, and pixel arrays

A 26-bit address output by the TMS34010 selects a 16-bit word of physical memory; logically, however, the TMS34010 views memory data as fields addressable at the bit level. Primitive data types supported by the TMS34010 include: bytes, pixels, two 1- to 32-bit fields, and user-defined pixel arrays.

Fields 0 and 1 are specified independently to be from 1 to 32 bits in length. Bytes are special 8-bit cases of the field data type, while pixels are 1, 2, 4, 8 or 16 bits in length. In general, fields (including bytes) may start and terminate on arbitrary bit boundaries; pixels must pack evenly into 16-bit words.

pixel operations

Pixel arrays are two-dimensional data types of user-defined width, height, pixel depth (number of bits per pixel), and pitch (distance between rows). A pixel or pixel array may be accessed by means of either its memory address or its XY coordinates. Transfers of individual pixels or pixel blocks are influenced by the pixel processing, transparency, window checking, plane masking, or corner adjust operations selected.

I/O registers

The GSP contains an on-chip block of twenty-eight 16-bit I/O registers mapped into the TMS34010's memory address space. They can be accessed either by the TMS34010's CPU or by the host processor via the host interface. The I/O registers contain control parameters necessary to configure the operation of the following interfaces: interface to host processor (5 I/O registers), interface to local memory (6 registers), video timing and screen refresh functions (15 registers), and externally and internally generated interrupts (2 registers). The I/O registers also furnish status information on these interfaces.






FIGURE 5. I/O REGISTERS

host interface registers

The host interface registers are provided for communications between the TMS34010 and the host processor. The registers are mapped into five of the I/O register locations accessible to the TMS34010. These same registers are mapped into four locations in the GSP interface to the host.

One of the registers is devoted to host interface control functions such as the passing of interrupt requests and 3-bit status codes from host to TMS34010 and from TMS34010 to host. Other control functions available to the host processor include flushing the instruction cache, halting the TMS34010, and transmitting a non-maskable interrupt request to the TMS34010.



The remaining host registers are used for block transfers between the TMS34010 and host processor. The host uses these registers to indirectly access blocks within the TMS34010's local memory. Two of the 16-bit registers contain the 32-bit address of the current word location in memory. Another 16-bit register buffers data transferred to and from the memory by the host processor. The host interface can be programmed to automatically increment the pointer address following each transfer to provide the host with rapid access to a block of sequential addresses.

memory interface control registers

Six of the I/O registers are dedicated to various local memory interface functions including:

- Frequency and type of DRAM refresh cycles
- Pixel size
- Masking (write protection) of individual color planes
- Various pixel access control parameters
 - Window checking mode
 - Boolean or arithmetic pixel processing operation
 - Transparency
 - PixBlt direction control

video timing and screen refresh

Fourteen I/O registers are dedicated to video timing and screen refresh functions. The TMS34010 generates the horizontal sync (HSYNC), vertical sync (VSYNC), and blanking (BLANK) signals used to drive a video monitor in a graphics system. These signals are controlled by means of a set of programmable video timing I/O registers and are based on the input video clock, VCLK. VCLK does not have to be synchronous with respect to INCLK, the TMS34010's CPU input clock.

The TMS34010 directly supports multiport video RAMs (VRAMs) by generating the shift-register-load cycles necessary to refresh the display being shown on the video monitor. The memory locations from which display information is taken, as well as the number of horizontal scan lines displayed between shift-register-load cycles, are programmable. VRAM tap point addresses are also fully programmable to support horizontal panning.

The TMS34010 supports various screen resolutions and either interlaced or noninterlaced video. The TMS34010 can optionally be programmed to synchronize to externally generated sync signals so that graphics images created by the TMS34010 can be superimposed upon images created externally. The external sync mode can also be used to synchronize the video signals generated by two or more TMS34010 chips in a multiple-TMS34010 graphics system.

interrupt interface registers

Two dedicated I/O registers monitor and mask interrupt requests to the TMS34010, including two externally generated interrupts and three internally generated interrupts. An internal interrupt request can be generated on one of the following conditions:

- Window violation: an attempt has been made to write a pixel to a location inside or outside a specified window boundary.
- Host interrupt: the host processor has set the interrupt request bit in the host control register.
- Display interrupt: a specified line number in the frame has been displayed on the screen.

A nonmaskable interrupt occurs when the host processor sets a particular control bit in the host interface registers. The TMS34010 reset function is controlled by a dedicated pin.



memory controller/local memory interface

The memory controller manages the TMS34010's interface to the local memory and automatically performs the bit alignment and masking necessary to access data located at arbitrary bit boundaries within memory. The memory controller operates autonomously with respect to the CPU. It has a "write queue" one field (1 to 32 bits) deep that permits it to complete the memory cycles necessary to insert the field into memory without delaying the execution of subsequent instructions. Only when a second memory operation is required before the memory controller has completed the first operation is the TMS34010 forced to defer instruction execution.

The TMS34010 directly interfaces to all standard dynamic RAMs and, in particular to JEDEC standard 64K and 256K video RAMs such as the TMS4161 and TMS4461 Multiport VRAMs. The TMS34010 memory interface consists of a triple-multiplexed address/data bus plus the associated control signals. Row address, column address, and data are multiplexed over the same address/data lines. DRAM refresh is supported with a variety of modes including CAS-before-RAS refresh.

TMS34010 memory map

From the programmer's point of view, the TMS34010 treats data and instructions as residing in the same memory space.




FIGURE 6. MEMORY MAP

instruction set

The TMS34010 instructions fall into three categories. The graphics instructions manipulate pixel data, accessed via memory addresses or XY coordinates. They provide support for graphics operations such as array and raster ops, pixel processing, windowing, plane masking, and transparency. The move instructions comprehend bit addressing and field operations; they manipulate fields of data using linear addressing for transfer to and from memory and the register file. The TMS34010 general-purpose instructions provide a complete set of arithmetic and Boolean operations on the register file as well as general program control and data processing. Partial timing information is provided in the table below. The two values given for jump instructions in the Minimum Cycles column indicate the jump and no-jump conditions, respectively. Full timing information can be obtained in the TMS34010 User's Guide (number SPVU001).

The following abbreviations are used below in the opcodes: S (source register), D (destination register), R (register file select), F (field select), K (constant), M (cross A/B file boundary), Z (draw option), code (jump select code), X (don't care), N (trap select and stack adjust), RS (source register), RD (destination register), xxxx (address displacement), IL (64-bit immediate operand), and IW(32-bit immediated operand).

GRAPHICS INSTRUCTIONS

SYNTAX	DESCRIPTION	NO. WORDS	MINIMUM	-	I 6-RIT	OPCOD	F	S	TA BI		\$
SINIAX	DESCRIPTION	Wondo	0.000	MSB		0. 002	LSB		-		
ADDXY RS, RD	Add Registers in XY Mode	1	1	1110	000S	SSSR	DDDD	N	С	z	V
CMPXY RS, RD	Compare X and Y Halves of Registers	1	3	1110	0108	SSSR	DDDD	N	С	Z	٧
CPW RS, RD	Compare Point to Window	1	1	1110	0115	SSSR	DDDD	_	_		٧
CVXYL RS, RD	Convert XY Address to Linear Address	1	3	1110	1005	SSSR	DDDD	_	_	_	_
DRAV RS, RD	Draw and Advance	1	†	1111	0115	SSSR	DDDD	_	_	_	٧
FILL L	Fill Array with Processed Pixels: Linear	1	†	0000	1111	1100	0000	_	_	_	
FILL XY	Fill Array with Processed Pixels: XY	1	t	0000	1111	1110	0000	_	_	_	٧
LINE Z	Line Draw	1	†	1111	1110	Z001	1010	_	_	_	٧
MOVX RS, RD	Move X Half of Register	1	1	1110	1105	SSSR	DDDD	_	_	_	-
MOVY RS, RD	Move Y Half of Register	1	1	1110	111S	SSSR	DDDD	_	_	_	_
PIXBLT B,L	Pixel Block Transfer: Binary to Linear	1	t	0000	1111	1000	0000	_	_	-	_
PIXBLT B,XY	Pixel Block Transfer and Expand: Binary to XY	1	†	0000	1111	1010	0000	_	_	_	٧
PIXBLT L,L	Pixel Block Transfer: Linear to Linear	1	†	0000	1111	0000	0000	_	_	_	_
PIXBLT L,XY	Pixel Block Transfer: Linear to XY	1	†	0000	1111	0010	0000	_	_	_	٧
PIXBLT XY, L	Pixel Block Transfer: XY to Linear	1	†	0000	1111	0100	0000	_	_	_	_
PIXBLT XY,XY	Pixel Block Transfer: XY to XY	1	†	0000	1111	0110	0000	_	_	_	٧
PIXT RS,*RD	Pixel Transfer: Register to Indirect	1	†	1111	100S	SSSR	DDDD	_	_	_	_
PIXT RS,*RD.XY	Pixel Transfer: Register to Indirect XY	1	†	1111	000S	SSSR	DDDD	_	_	_	٧
PIXT *RS, RD	Pixel Transfer: Indirect to Register	1	4	1111	101S	SSSR	DDDD	_	_	_	_
PIXT *RS,*RD	Pixel Transfer: Indirect to Indirect	1	†	1111	1105	SSSR	DDDD	_	_	_	
PIXT *RS.XY, RD	Pixel Transfer: Indirect XY to Register	1	6	1111	001S	SSSR	DDDD	_	_	_	_
PIXT *RS.XY,*RD.XY	Pixel Transfer: Indirect XY to Indirect XY	1	†	1111	0108	SSSR	DDDD	_	_	_	٧
SUBXY RS,RD	Subtract Registers in XY Mode	1	1	1110	001S	SSSR	DDDD	Ν	С	Z	٧

[†]Number of cycles depends on pixel size and/or pixel array size and graphics option selected. See TMS34010 User's Guide (SPVU001).



MOVE INSTRUCTIONS

SYNTAX	DESCRIPTION	NO. WORDS	MINIMUN CYCLES		6-BIT (OPCODE		STATUS BITS	
				MSB			LSB		
MOVB RS,*RD	Move Byte: Register to Indirect	1	†	1000	110S	SSSR D	DDD -		
MOVB *RS,RD	Move Byte: Indirect to Register	1	t	1000	1115	SSSR D	DDD N	1 - Z O	
MOVB *RS,*RD	Move Byte: Indirect to Indirect	1	t						
MOVB RS,*RD(Disp)	Move Byte: Register to Indirect with Disp.	2	†						
MOVB *RS(Disp),RD	Move Byte: Indirect with Disp. to Register	2	Ť	1010	111S	SSSR D	DDD N	1 – Z O	
MOVB *RS(Disp), *RD(Disp)	Move Byte: Ind. with Disp. to Ind. with Disp.	3	Ť	1011	1105	SSSR D	DDD -		
MOVB RS,@DADDR	Move Byte: Register to Absolute	3	t	0000	0101	111R S	ssss -		
MOVB @SADDR,RD	Move Byte: Absolute to Register	3	†	0000	0111	111R C	DDD N	N - Z 0	
MOVB @SADDR,@DADDR	Move Byte: Absolute to Absolute	5	†	0000	0011	0100	0000 -		
MOVE RS,RD	Move Register to Register	1	1	0100	11MS	SSSR D	DDD N	N — Z O	
MOVE RS,*RD,F	Move Field: Register to Indirect	1	t	1000	OOFS	SSSR D	DDD -		
MOVE RS, - *RD,F	Move Field: Register to Indirect (pre-dec)	1	†	1010	OOFS	SSSR D	DDD -		
MOVE RS,*RD+,F	Move Field: Register to Indirect (post-inc)	1	t	1001	OOFS	SSSR D	DDD -		
MOVE *RS,RD,F	Move Field: Indirect to Register	1	t	1000	01FS	SSSR D	DDDD 1	N – Z O	
MOVE - *RS,RD,F	Move Field: Indirect (pre-dec) to Register	1	†	1010	01FS	SSSR D	DDDD 1	V - Z O	
MOVE *RS+,RD,F	Move Field: Indirect (post-inc) to Register	1	†	1001	01FS	SSSR D	DDD 1	v – z o	
MOVE *RS,*RD,F	Move Field: Indirect to Indirect	1	†	1000	10FS	SSSR D	DDD -		
MOVE - *RD, - *RD,F	Move Field: Ind. (pre-dec) to Ind. (pre-dec)	1	t	1010	10FS	SSSR [DDD -		
MOVE *RS+,*RD+,F	Move Field: Ind. (post-inc) to Ind. (post-inc)	1	†	1001	10FS	SSSR [DDD -		
MOVE RS, *RD(Disp),F	Move Field: Register to Indirect with Disp.	2	†	1011	00FS	SSSR [DDD -		
MOVE *RS(DISP),RD,F	Move Field: Indirect with Disp. to Register	2	t	1011	01FS	SSSR [DDDD 1	N - Z O	
MOVE *RS(Disp), *RD+,F	Move Field: Ind. with Disp. to Ind. (post-inc)	2	t	1101	00FS	SSSR [DDDD -		
MOVE *RS(Disp), *RD(Disp),F	Move Field: Ind. with Disp. to Ind. with Disp	. 3	†	1011	10FS	SSSR [DDDD -		
MOVE RS,@DADDR,F	Move Field: Register to Absolute	3	†	0000	01F1	100R	ssss -		
MOVE @SADDR,*RD,F	Move Field: Absolute to Register	3	†	0000	01F1	101R [DDDD 1	N - Z 0	
MOVE @SADDR,*RD+,F	Move Field: Absolute to Indirect (post-inc)	3	†	1101	010F	000R [DDDD -		
MOVE @SADDR,@DADDR,F	Move Field: Absolute to Absolute	5	†	0000	01F1	1100	0000 -		

[†]Number of cycles depends on field size and alignment. See TMS34010 User's Guide (SPVU001).

GENERAL INSTRUCTIONS

SYNTAX	DESCRIPTION	NO. WORDS	MINIMUM CYCLES		16.RIT	OPCODE	STATUS BITS
SINIAA	DESCRIPTION	WONDS	CICLES	MSB	10-011	LSB	5113
ABS RD	Store Absolute Value	1	1		0011	100R DDDD	N - Z 0
ADD RS,RD	Add Registers	1	1	0100		SSSR DDDD	NCZV
ADDC RS,RD	Add Register with Carry	1	1	0100		SSSR DDDD	NCZV
ADDI IW,RD	Add Immediate (16 Bits)	2	2	0000	1011		NCZV
ADDI IL,RD	Add Immediate (32 Bits)	3	3	0000	1011	001R DDDD	NCZV
ADDK K,RD	Add Constant (5 Bits)	1	1	0001		KKKR DDDD	NCZV
AND RS,RD	AND Registers	1	1	0101		SSSR DDDD	Z -
ANDI IL,RD	AND Immediate (32 Bits)	3	3	0000	1011	100R DDDD	Z -
ANDN RS,RD	AND Register with Complement	1	1	0101	0015	SSSR DDDD	Z -
ANDNI IL,RD	AND Not Immediate (32 Bits)	3	3	0000	1011	100R DDDD	Z -
BTST K,RD	Test Register Bit - Constant	1	1	0001	11KK	KKKR DDDD	Z -
BTST RS,RD	Test Register Bit - Register	1	2	0100	101S	SSSR DDDD	Z _
CLR RD	Clear Register	1	1	0101	011D	DDDR DDDD	
CLRC	Clear Carry	1	1	0000	0011	0010 0000	- 0
CMP RS,RD	Compare Registers	1	1	0000	1011	010R DDDD	N C Z V
CMPI IW,RD	Compare Immediate (16 Bits)	2	2	0000	1011	010R DDDD	N C Z V
CMPI,IL,RD	Compare Immediate (32 Bits)	3	3	0000	1011	011R DDDD	N C Z V
DEC RD	Decrement Register	1	1	0001	0100	001R DDDD	
DINT	Disable Interrupts	1	3	0000	0011	0110 0000	
DIVS RS,RD	Divide Registers Signed	1	40	0101	100S	SSSR DDDD	N - Z V
DIVU RS,RD	Divide Registers Unsigned	1	37	0101	1015	SSSR DDDD	- $-$ Z V
EINT	Enable Interrupts	1	3	0000	1101	0110 0000	
EXGF RD,F	Exchange Field Size	1	1	1101	01F1	OOOR DDDD	
LMO RS,RD	Leftmost One	1	1	0110	1015	SSSR DDDD	Z -
MMFM RS,List	Move Multiple Registers from Memory	2	Ť	0000	1001	101R DDDD	
MMTM RD,List	Move Multiple Registers to Memory	2	Ť	0000	1001	100R DDDD	
MODS RS,RD	Modulus Signed	1	40	0110	1105	SSSR DDDD	N Z V
MODU RS,RD	Modulus Unsigned	1	35	0110	111S	SSSR DDDD	– – Z V
MOVI IW,RD	Move Immediate (16 Bits)	2	2	0000	1001	110R DDDD	N - Z 0
MOVI IL,RD	Move Immediate (32 Bits)	3	3	0000	1001	111R DDDD	N — Z O
MOVK K,RD	Move Constant (5 Bits)	1	1	0001	10KK	KKKR DDDD	
MPYS RS,RD	Multiply Registers (Signed)	1	$5 + \frac{FS1}{2}$	0101	1108	SSSR DDDD	N - Z -
MPYU RS,RD	Multiply Registers (Unsigned)	1	$5 + \frac{FS1}{2}$	0101	111S	SSSR DDDD	Z -
NEG RD	Negate Register	1	1	0000	0011	101R DDDD	N C Z V
NEGB RD	Negate Register with Borrow	1	1	0000	0011	110R DDDD	N C Z V
NOP	No operation	1	1	0000	0011	0000 0000	
NOT RD	Complement Register	1	1	0000	0011	111R DDDD	Z -
OR RS,RD	OR Registers	1	1	0101	010S	SSSR DDDD	- $ z$ $-$
ORI IL,RD	OR Immediate (32 bits)	3	3	0000	1011	101R DDDD	Z -
RL K,RD	Rotate Left - Constant	1	1	0011	OOKK	KKKR DDDD	- C Z $-$
RL RS,RD	Rotate Left - Register	1	1	0110	100\$	SSSR DDDD	- C Z $-$
SETC	Set Carry	1	1	0000	1101	1110 0000	_ 1
SETF FS,FE,F	Set Field Parameters	1	1,2	0000	01F1	01FS SSSS	
SEXT RD,F	Sign Extend to Long	1	3	0000	01F1	000R DDDD	N - Z -

[†]Number of cycles depends on number of registers in list and stack alignment. See TMS34010 User's Guide (SPVU001).



TMS34010 GRAPHICS SYSTEM PROCESSOR

SYNTAX	DESCRIPTION	NO. WORDS	MINIMUN		6-BIT	OPCODE		TS
SYNIAX	DESCRIPTION	WONDO	OTOLLO	MSB	.	LSB		
SLA K,RD	Shift Left Arithmetic - Constant	1	3	0010	оокк	KKKR DDDD	N C	z v
SLA RS,RD	Shift Left Arithmetic - Register	1	3	0110	000S	SSSR DDDD	N C	z v
SLL K,RD	Shift Left Logical - Constant	1	1	0010	01KK	KKKR DDDD	- C	Z –
SLL RS.RD	Shift Left Logical - Register	1	1	0110	001S	SSSR DDDD	- C	Z
SRA K,RD	Shift Right Arithmetic - Constant	1	1	0010	10KK	KKKR DDDD	N C	Z -
SRA RS,RD	Shift Right Arithmetic - Register	1	1	0110	010S	SSSR DDDD	N C	z –
SRL K,RD	Shift Right Logical - Constant	1	1	0010	11KK	KKKR DDDD	- C	z –
SRL RS,RD	Shift Right Logical - Register	1	1	0110	011S	SSSR DDDD	- C	Z –
SUB RS,RD	Subtract Registers	1	1	0100	010S	SSSR DDDD	N C	z v
SUBB RS,RD	Subtract Registers with Borrow	1	1	0100	0115	SSSR DDDD	N C	ΖV
SUBI IW,RD	Subtract Immediate (16 Bits)	2	2	0000	1011	111R DDDD	N C	z v
SUBI IL,RD	Subtract Immediate (32 Bits)	3	3	0000	1101	OOOR DDDD	N C	ΖV
SUBK K,RD	Subtract Immediate (5 Bits)	1	1	0001	01KK	KKKR DDDD	N C	z v
XOR RS,RD	Exclusively OR Registers	1	1	0101	0115	SSSR DDDD		Z -
XORI IL,RD	Exclusively OR Immediate Value (32 Bits)	3	3	0000	1011	110D DDDD		Z
ZEXT RD,F	Zero Extend to Long	1	1	0000	01F1	001R DDDD		Z -

PROGRAM CONTROL AND CONTEXT SWITCHING

		NO.	MINIMUN	1				S	AT	TUS	3
SYNTAX	DESCRIPTION	WORDS	CYCLES	•	16-BIT	OPCOD	E		Bi	TS	
				MSB			LSB				
CALL RS	Call Subroutine Indirect	1	6	0000	1001	001R	DDDD	_	-	_	_
CALLA ADDR	Call Subroutine Absolute	3	6	0000	1101	0101	1111	_	-	_	_
CALLR ADDR	Call Subroutine Relative	2	5	0000	1101	0011	1111	_	_	_	_
DSJ RD,ADDR	Decrement Register and Skip Jump	2	3,2	0000	1101	100R	DDDD	_	-	_	_
DSJEQ RD,ADDR	Conditionally Decrement Register and Skip Jump	2	3,2	0000	1101	101R	DDDD		_	_	_
DSJNE RD,ADDR	Conditionally Decrement Register and Skip Jump	2	3,2	0000	1101	110R	DDDD	_	_	_	_
DSJS RD,ADDR	Decrement Register and Skip Jump - Short	1	2,3	0011	1Dxx	xxxR	DDDD	_	_	_	_
EMU	Initiate Emulation	1	6	0000	0001	0000	0000	_	_		_
EXGPC RD	Exchange Program Counter with Register	1	2	0000	0001	001R	DDDD	_	_	_	_
GETPC RD	Get Program Counter into Register	1	1	0000	0001	010R	DDDD	_	_	_	_
GETST RD	Get Status Register into Register	1	1	0000	0001	100R	DDDD	_	_	_	_
JAcc ADDR	Jump Absolute Conditional	3	3,4	1100	code	1000	0000	_	_	_	_
JRcc ADDR	Jump Relative Conditional	2	3,2	1100	code	0000	0000	_		_	_
JRcc ADDR	Jump Relative Conditional - Short	1	2,1	1100	code	xxxx	xxxx	_	_	-	_
JUMP RS	Jump Indirect	1	2	0000	0001	011R	DDDD	_	_	_	_
POPST	Pop Status Register from Stack	1	8	0000	0001	1100	0000	_	-	_	
PUSHST	Push Status Register onto Stack	1	2	0000	0001	1110	0000	_	_	_	_
PUTST RS	Copy Register into Status	1	3	0000	0001	101R	DDDD	Ν	С	Z	٧
RETI	Return from Interrupt	1	11	0000	1001	0100	0000	N	С	Z	٧
RETS (N)	Return from Subroutine	1	7	0000	1001	011N	NNNN	_	_	_	_
REV RD	Get Revision Number	1	1	0000	0000	001R	DDDD	_	_	_	_
TRAP N	Software Interrupt	1	16	0000	1001	000N	NNNN	0	0	0	0



development systems and software support

Texas Instruments, together with third party suppliers, offers a full range of hardware and software development tools for the TMS34010. The support environment is aimed at four areas of support with the key tools based on the IBM PC, DEC VAX, and TI Professional computers:

DESIGNER TOOLS

Hardware XDS-22 Real Time Emulator (with PC-based Debugger Interface)

PC Software Development Board (with Debugger Interface)

Software Assembly Language Package, including:

Macro Assembler, Linker, Archiver, ROM Utility, Software Simulator (PC-only)

Graphics/Math Function Library

Bit-Mapped Font Library

Languages "C" Compiler Package including:

34010 "C" Compiler Run Time Support

Systems

Window Management Support

Image Processing Support

Graphics Interfaces and Standards Debugger Adaptation Software

Further support is provided through a network of Regional Technology Centers (RTCs).

TMC240	EAMILY	HARDWARE		SOFTWARE	SUPPORT
11015.540	PAINILI	HANDVVANE	AND	SULIVANE	SUFFUNI

SILICON			PART NUMBER
Graphics System Processor 68-Pin PLCC			TMS34010FNL
Video System Controller 68-Pin PLCC			TMS34061FNL
Color Palette 22-Pin DIP			TMS34070NL
64Kx1 Multiport Memory 22-Lead PLCC (120 and 150 ns)			TMS4161FML
64Kx1 Multiport Memory 22-Pin DIP (120 and 150 ns)			TMS4161NL
64Kx4 Multiport Memory 24-Pin DIP			TMS4461NL
		OPERATING	
SOFTWARE TOOLS	COMPUTER	SYSTEM	PART NUMBER
TMS34010 Assembler Package:			
Assembler, Linker, Archiver,	IBM/TI PC	MS-DOS 2.11+	TMDS3440808002
Code Conversion Utility, Simulator			
TMS34010 Assembler Package:			
Assembler, Linker, Archiver,	VAX	VMS	TMDS3440200059
Code Conversion Utility (GSP)	VAX	ULTRIX	TMDS3440200069
	VAX	System V	TMDS3440200089
TMS34010 "C" Compiler Package	IBM/TI PC	MS-DOS 2.11+	TMDS3440805002
	VAX	VMS	TMDS3440205059
	VAX	ULTRIX	TMDS3440205069
	VAX	Systém V	TMDS3440205089
TMS34010 Graphics/Math			
Function Library	IBM/TI PC - Source		TMDS3440802202
	VAX - Source		TMDS3440802208
TMS34010 Bit-Mapped Font Library	IBM/TI PC	MS-DOS 2.11+	TMDS3440802302
	VAX	ALL	TMDS3440202308
TMS34010 PC Debugger Development Package	IBM/TI PC	MS-DOS 2.11+	TMDS3440806002
(For Internal Use)			
TMS34010 PC Debuffer Development Package	IBM/TI PC	MS-DOS 2.11+	TMDS3440806003
(For Resale)			
HARDWARE TOOLS	COMPUTER	VERSION	PART NUMBER
TMS34010 XDS-22 Real-Time Emulator with BT&T		U.S.	TMDS3469910000
		Europe	TMDS3469981000
Color Graphics Controller Board (TMS34061, TMS34070)	IBM/TI PC	·	TMD\$3471804000
TMS34010 Software Development Board	IBM/TI PC		TMDS3411804420
THIS TO TO SOLUTION BOTTON BOATS	,		
DESIGN KITS			PART NUMBER
TMS340 Graphics Design Kit, including TMS34061, TMS340	70, TM\$4161s		TMS340GDK
TMS34010 Graphics Design Kit, including TMS34010, TMS3		ssembler	TMS34010GDK



reset

Reset puts the TMS34010 into a known initial state. It is entered when the input signal at the RESET pin is asserted low. RESET must remain active low for a minimum of 40 local clock (LCLK1 and LCLK2) periods to ensure that the TMS34010 has sufficient time to establish its initial internal state.

While RESET remains asserted, all outputs are in a known state, no DRAM-refresh cycles take place, and no screen-refresh cycles are performed.

At the low-to-high transition of the $\overline{\text{RESET}}$ signal, the state of the $\overline{\text{HCS}}$ input determines whether the GSP will be halted or begin executing instructions. The GSP may be in one of two modes, host-present or self-bootstrap mode.

1. Host-Present Mode

If HCS is high at the end of reset, GSP instruction execution is halted and remains halted until the host clears the HLT (halt) bit in HSTCTL (host control register). Following reset, the eight RAS-only refresh cycles required to initialize the dynamic RAMs are performed automatically by the GSP memory control logic. As soon as the eight RAS-only cycles are completed, the host is allowed access to GSP memory. At this time, the GSP begins to automatically perform DRAM refresh cycles at regular intervals. The GSP remains halted until the host clears the HLT bit. Only then does the GSP fetch the level-0 vector address from location >FFFF FFEO and begin executing its reset service routine.

2. Self-Bootstrap Mode

If $\overline{\text{HCS}}$ is low at the end of reset, the GSP first performs the eight $\overline{\text{RAS}}$ -only refresh cycles required to initialize the DRAMs. Immediately following the eight $\overline{\text{RAS}}$ -only cycles, the GSP fetches the level-0 vector address from location >FFFF FFEO, and begins executing its reset service routine.

Unlike other interrupts and software traps, reset does not save previous ST or PC values. This is because the value of the stack pointer just before a reset is generally not valid, and saving its value on the stack is unnecessary. A TRAP 0 instruction, which uses the same vector address as reset, similarly does not save the ST or PC values.

asserting reset

A reset is initiated by asserting the $\overline{\text{RESET}}$ input pin at its active-low level. To reset the GSP at power up, $\overline{\text{RESET}}$ must remain active low for a minimum of 40 local clock periods after power levels have become stable. At times other than power up, the GSP is also reset by holding $\overline{\text{RESET}}$ low for a minimum of 40 clock periods. The 40-clock interval is required to bring GSP internal circuitry to a known initial state. While $\overline{\text{RESET}}$ remains asserted, the output and bidirectional signals are driven to a known state.

The GSP drives its $\overline{\text{RAS}}$ signal inactive high as long as $\overline{\text{RESET}}$ remains low. The specifications for certain DRAM and VRAM devices, including the TMS4161, TMS4164 and TMS4464 devices, require that the $\overline{\text{RAS}}$ signal be driven inactive-high for 100 microseconds during system reset. Holding $\overline{\text{RESET}}$ low for 150 microseconds will cause the $\overline{\text{RAS}}$ signal to remain high for the 100 microseconds required to bring the memory devices to their initial states. DRAMs such as the TMS4256 specify an initial $\overline{\text{RAS}}$ high time of 200 microseconds, requiring that $\overline{\text{RESET}}$ be held low for 250 microseconds. In general, holding $\overline{\text{RESET}}$ low for t microseconds ensures that $\overline{\text{RAS}}$ remains high initially for t-50 microseconds.

suspension of DRAM-refresh cycles during reset

An active-low level at the RESET pin is considered to be a power-up condition, and DRAM refresh is not performed until RESET goes inactive high. Consequently, the previous contents of the local memory may not be valid after a reset.



initial state following reset

While the RESET pin is asserted low, the GSP's output and bidirectional pins are forced to the states listed below.

INITIAL STATE OF PINS FOLLOWING A RESET

OUTPUTS DRIVEN TO HIGH LEVEL	OUTPUTS DRIVEN TO LOW LEVEL	BIDIRECTIONAL PINS DRIVEN TO HIGH IMPEDANCE
DDOUT	BLANK	HSYNC
HRDY		VSYNC
DEN		HD0-HD15
LAL		LADO-LAD15
TR/QE		
RAS		
CAS		
\overline{w}		
HINT		

Immediately following reset, all I/O registers are cleared (set to >0000), with the possible exception of the HLT bit in the HSTCTL register. The HLT bit is set to 1 if $\overline{\text{HCS}}$ is high just prior to the low-to-high transition of $\overline{\text{RESET}}$.

Just prior to execution of the first instruction in the reset routine, the TMS34010's internal registers are in the following state:

- General-purpose register files A and B are uninitialized.
- The ST is set to >0000 0010.
- The PC contains the 32-bit vector fetched from memory address >FFFF FFE0.


The state of the instruction cache at this time is as follows:

- The SSA (segment start address) registers are uninitialized.
- The LRU (least recently used) stack is set to the initial sequence 0,1,2,3, where 0 occupies the most-recently-used position, and 3 occupies the least-recently-used position.
- All P (present) flags are cleared to Os.



TMS34010 local memory interface

The TMS34010 local memory interface consists of a triple-multiplexed address/data bus on which row addresses, column addresses, and data are transmitted. The associated memory control signals support direct interfacing to both DRAMs and VRAMs. At the beginning of a typical memory cycle, the address is output in multiplexed fashion as a row address followed by a column address. The remainder of the cycle is used to transfer data between the TMS34010 and memory.



RF = DRAM-REFRESH BUS STATUS BIT

IAQ = INSTRUCTION ACQUISITION BUS STATUS BIT

TR = VRAM SHIFT-REGISTER-TRANSFER BUS STATUS BIT

FIGURE 7. TRIPLE MULTIPLEXING OF ADDRESSES AND DATA

The following types of memory cycles are supported: read, write, VRAM memory-to-shift-register, VRAM shift-register-to-memory, RAS-only DRAM refresh and CAS-before-RAS DRAM refresh. The functional timing for these cycles is shown in the next six figures. The seventh figure indicates the timing signals output during an internal cycle, i.e., a cycle during which no memory access takes place.

During a memory cycle, the row address, column address, and data are transmitted over the same physical bus lines. The manner in which logical addresses are output at the memory interface makes external multiplexing hardware unnecessary, while supporting a wide variety of memory configurations. For example, in Figure 7, 16 consecutive address bits (5 through 20) are output on LAD1-LAD8 during the row and column address times. Output along with the address are bus status signals that indicate when DRAM refresh cycles, screen refresh (VRAM memory-to-shift-register) cycles, and instruction fetch cycles are occurring.



The following remarks apply to memory timing in general. A row address is output on LAD0-LAD15 at the start of the cycle, and is valid before and after the fall of RAS. Next a column address is output on LAD0-LAD15. The column address is valid briefly before and after the falling edge of LAL, but is not valid at the falling edge of CAS. The column address is clocked into an external transparent latch (e.g., a 74AS373 octal latch) on the falling edge of LAL to provide the hold time on the column address required for dynamic RAMs and video RAMs. A transparent latch is required in order that the row address be available at the outputs of the latch during the start of the cycle.

Very large memory configurations may require external buffering of data lines. The DEN signal serves as the drive-enable signal to external bidirectional buffers, e.g., 74AS245 octal buffers. The DDOUT signal serves as the direction control for the buffers.


When an I/O register is addressed by the TMS34010, a special memory read or write cycle is performed. During this cycle, the external \overline{RAS} signal falls, but the external \overline{CAS} remains inactive-high for the duration of the cycle.

The timing shown in the first six functional timing diagrams assumes that the LRDY input remains high during the cycle. The LRDY pin is pulled low by slower memories requiring a longer cycle time. The TMS34010 samples the LRDY input at the end of Q1, as indicated in the figures. If LRDY is low, the TMS34010 inserts an additional state, called a "wait" state, into the cycle. Wait states continue to be inserted until LRDY is sampled at a high level. The cycle then completes in the manner indicated in the functional timing diagrams. A wait state is one local clock period in duration. Three additional timing diagrams provide examples of cycles extended by wait states.

The LRDY input is ignored by the TMS34010 during internal cycles.


A hold/hold acknowledge capability is also built into the local memory interface to allow external devices to request control of the bus. After acknowledging a hold request, the TMS34010 releases the bus by driving its address/data bus and control outputs into high impedance.

write cycle timing






read cycle timing






memory to shift register timing






shift register to memory timing






RAS-only DRAM refresh cycle timing






CAS-before-RAS refresh cycle timing











write cycle with one wait state






read cycle with one wait state





shift-register-to-memory cycle with one wait state





absolute maximum ratings over operating free-air temperature range †

Supply voltage, VCC	7 V
Input voltage range	V to 20 V
Off-state output voltage range	2 V to 7 V
Operating free-air temperature range0°	C to 70°C
Storage temperature range	to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Voltage values are with respect to the VSS pins of the chip.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5.0	5.25	>
VSS	Supply voltage [†]	0	0	0	>
ЮН	High-level output current			400	μΑ
IOL	Low-level output current			2.0‡	mA
TA	Operating free-air temperature	.0		70	°C

[†]Care should be taken by card designers to provide a minimum inductance path between the VSS pins and system ground in order to minimize VSS noise.

DC electrical characteristics

	PARAMETER		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
V _{IH} §	High-level input voltage, TTL-level signal	All inputs except INCLK	V _{CC} = 5.0 V		2.2	V.	CC+0.3	V	
		INCLK	VCC = 3.0 V	3.0 V	3.0	V	CC+0.3		
VIL	Low-level output voltage, TTL-level	All inputs except INCLK			-0.3		0.8	V	
	signal	INCLK			-0.3	·	0.8	ľ	
Voн	High-level output voltage, TTL-level signal		V _{CC} = min, I _{OH} = max,		2.6			٧	
VOL	Low-level output voltage, TTL-level signal		$V_{CC} = max$, $I_{OL} = min$,				0.6	٧	
10	High-impedance leakage current, bidirectional pins		VCC = max	V _O = 2.8 V V _O = 0.6 V			20 - 20	μΑ	
lj.	Input current I	II inputs except UN/EMU [§]	V _I =V _{SS} to V _{CC}				20	μΑ	
lcc	Supply current		V _{CC} = max				125	mA	
Cl	Input capacitance					10		pF	
co	Output capacitance (except address/data lines)					10		pF	

[†]For conditions shown as "min" or "max," use the appropriate value specified under "Recommended Operating Conditions."

NOTE

Advance information notices apply only to the TMS34010-50.



Output current of 2.0 mA is sufficient to drive five low-power Schottky TTL loads or 10 advanced low-power Schottky TTL loads (worst case).

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§]RUN/EMU will be no-connected in a typical configuration. The nominal pull-up current will be 250 μA.

signal transition levels

FIGURE 8. TTL-LEVEL OUTPUTS

TTL-level outputs are driven to a minimum logic-high level of 2.6 volts and to a maximum logic-low level of 0.6 volts. Output transition times are specified as follows.

For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be "no longer high" is 2.0 volts, and the level at which the output is said to be "low" is 0.8 volts. For a low-to-high transition, the level at which the output is said to be "no longer low" is 0.8 volts, and the level at which the output is said to be "high" is 2.0 volts.



FIGURE 9. TTL-LEVEL INPUTS

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be "no longer high" is 2.2 volts, and the level at which the input is said to be "low" is 0.8 volts. For a low-to-high transition on an input signal, the level at which the input is said to be "no longer low" is 0.8 volts, and the level at which the input is said to be "high" is 2.2 volts.

test measurement

Timing parameters for output signals are guaranteed for external capacitive loading of up to 100 pF per pin. The test load circuit shown in Figure 11 is used in measuring transition times of GSP output signals during test. The values of R_L and V_L are chosen to draw IOH at VOH and draw IOL at VOL.




FIGURE 10. SWITCHING TIMES LOAD CIRCUIT

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

AL	TAL	HS	HSYNC or VSYNC
С	CAS	ICK	INCLK
CA	Column address	LR	LRDY
CK	LCLK1 and LCLK2	QΕ	TR/QE, when used as output enable
CK1	LCLK1	R	RAS
CK2	LCLK2	RA	Row address
CS	HCS	RS	HREAD
D	Data	RY	HRDY
DD	DDOUT	S	HREAD or HWRITE
EN	DEN	TR	TR/QE, when used as shift register enable
F	HFS0, HFS1	VCK	VCLK
НК	HLDA/EMUA	W	<u>W</u>
HR	HOLD	WS	HWRITE

Lowercase subscripts and their meaning are:

- a access time
- c cycle time (period)
- d delay time
- h hold time
- su setup time
- t transition time
- w pulse duration (width)

The following additional letters and symbols and their meaning are:

- H High
- L Low
- V Valid
- Z High impedance
- ↑ No longer low
- ↓ No longer high

host interface timing parameters

The timing parameters for host interface signals are shown in the next four figures. The purpose of these figures and the accompanying table is to quantify the timing relationships among the various signals. The explanation of the logical relationships among signals will be found in the *TMS34010 User's Guide* (number SPVU001).

Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or twice the input clock period, $t_C(ICK)$.

NO.	_	PARAMETER		TMS34010-40		TMS34010-50		UNIT
	O.			MIN	MAX	MIN	MAX	CINII
	1	t _{su} (FV-SL)	Setup time of HWRITE/HREAD high or HFSO, HFS1 valid to HREAD or HWRITE↓	10		10		ns
	2	td(WSL-DV)	Delay from HWRITE1 to data in valid, write cycle		2tQ		2tQ	ns
	3	[†] d(SL-SL)	Delay from HREAD or HWRITE low to next HREAD or HWRITE↓	7t _Q + 10		7t _Q + 10		ns
	4	tw(SL)	Duration of HREAD or HWRITE low	80		80		ns
	5	^t d(SH-SL)	Delay from HREAD or HWRITE high to next HREAD or HWRITE↓	60		60		ns
	6	th(WSH-DV)	Hold time of data in valid after HWRITE high, write cycle	10		10		ns
	7	^t h(SH-FV)	Hold time of HWRITE/HREAD high or HFS0, HFS1 valid after HREAD or HWRITE high	10		10		ns
	8	th(RSL-DZ)	Hold time of data high impedance after HREAD↓, read cycle	0		0		ns
	9	[‡] d(RSL-DV)	Delay from HREAD low to data out valid, read cycle with no wait		90		90	ns
1	0	th(RSH-DV)	Hold time of data out valid after HREAD1, read cycle	0		0		ns
1	1	^t d(RSH-DZ)	Delay from HREAD high to data out high impedance, read cycle		30		30	ns
1	2	th(CSL-RYH)	Hold time of HRDY high after HCS↓, cycle with wait	0		0		ns
1	3	td(CSL-RYL)	Delay from HCS low to HRDY low, cycle with wait		40		40	ns
1	4	tw(RYL)	Pulse duration of HRDY low, cycle with wait		t		†	ns
1	5	td(RYL-RYH)		0‡		0 [‡]		ns
1	6	th(RYH-WSL)	Hold time of HWRITE low after HRDY1, write cycle with wait	40		40		ns
1	7	td(RYH-DV)	Delay from HRDY↑ to data out valid, read cycle with wait		40		40	ns
1	8	th(RYH-RSL)	Hold time of HREAD low after HRDY1, read cycle with wait	40		40		ns

NOTE: Advance information notices apply only to the TMS34010-50.

†Parameter 14 is a function of local bus memory contention. This parameter is not tested. Refer to the TMS34010 User's Guide for details.


[‡]Parameter 15 is specified as minimum 0 ns to indicate that a low-going pulse on HRDY can be arbitrarily narrow.

general comments on host interface timing


The following general comments apply to host interface timing:

- 1. The HRDY signal is enabled by an active-low level on the HCS input. When HCS is inactive-high, HRDY is forced high regardless of the internal state of the device. Low-going transient pulses on HCS may result in low-going transient pulses on HRDY, but otherwise have no effect unless accompanied by active levels on other control signals.
- 2. A host interface write cycle occurs when HCS, HWRITE, and HLDS are low, or when HCS, HWRITE, and HUDS are low. In either case, the last of the three signals to make the high-to-low transition is the strobe that begins the cycle. The first of the three signals to make the low-to-high transition ends the cycle. Similarly, a host interface read cycle occurs when HCS, HREAD, and HLDS are low, or when HCS, HREAD, and HUDS are low. In either case, the last of the three signals to make the high-to-low transition is the strobe that begins the cycle. The first of the three signals to make the low-to-high transition ends the cycle. All access times are specified with respect to the strobing edges that begin and end the cycle.
- 3. During a host interface read or write, HWRITE and HREAD must not be active-low simultaneously.


host interface timing: write cycle with no wait




host interface timing: read cycle with no wait



host interface timing: write cycle with wait



host interface timing: read cycle with wait





reset timing

The timing parameters for device reset are shown in the next two figures. The purpose of these figures is to quantify the timing relationships among the RESET, HCS, and LCLK1 signals. RESET and HCS are asynchronous inputs that are internally synchronized by latches internal to the GSP. The timing relationships specified for these signals relative to LCLK1 need be met only to guarantee recognition of a transition of one of these signals at a particular clock edge. The explanation of the logical relationships among signals will be found in the *TMS34010 User's Guide*.

Quarter clock time tQ which appears in the following table, is one quarter of a local output clock period, or twice the input clock period, $t_{C(ICK)}$.


			TMS34010-40		TMS340	10-50	UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNII
19	tw(CSL)	Duration of HCS low to configure GSP to run in self-bootstrap mode	4t _Q + 55		4t _Q + 55		ns
20	^t su(CSL-REH)	Setup time of HCS low to RESET↑ to configure the GSP to run in self-bootstrap mode	8t _Q + 55		8t _Q + 55		ns
21	^t w(REL)	Duration of RESET low to ensure that GSP is properly reset	160t _Q - 40		160t _Q - 40		ns
22	^t d(CSH-REH)	Delay from HCS1 to RESET high, end of reset, to configure GSP to run in self-bootstrap mode		4tQ-50 [†]		4tQ - 50†	ns
23	^t su(REV-CK1L)	Setup time of RESET valid to LCLK1↓ to guarantee recognition at a particular clock edge	40 [‡]		40 [‡]		ns
24	^t h(CK1L-REV)	Hold time of RESET valid after LCLK1 low to guarantee recognition at a particular clock edge	10 [‡]		10 [‡]		ns
25	tsu(CSV-CK1L)	Setup time of HCS valid to LCLK11 to guarantee recognition at a particular clock edge	40 [‡]		40 [‡]	1	ns
26	th(CK1L-CSV)	Hold time of HCS valid after LCLK1 low to guarantee recognition at a particular clock edge	10 [‡]		10 [‡]		ns

NOTE: Advance information notices apply only to the TMS34010-50.


†Parameter 22 is the maximum amount by which the RESET low-to-high transition can be delayed after the HCS low-to-high transition and still guarantee that the GSP is configured to run in self-bootstrap mode (HLT bit = 0) following the end of reset. HCS may be held low for some time past the low-to-high RESET transition, and will be ignored by the GSP for 17 local clock periods following the clock edge at which the low-to-high RESET transition is detected. Following completion of the eight RAS-only cycles that automatically follow reset, however, a low HCS level will be interpreted as a chip select.

*RESET and HCS are asynchronous inputs. The specified setup and hold times of these signals with respect to the high-to-low transition of LCLK1 need be met only to guarantee that a transition of RESET or HCS is detected by the device at a particular clock edge.

reset: asynchronous timing relationships



reset: synchronous timing relationships



TRESET and HCS are asynchronous inputs. The specified setup and hold times of RESET or HCS with respect to the high-to-low LCLK1 transition must be met only to guarantee that a RESET or HCS transition is detected by the device at a particular clock edge.

local bus timing parameters

The following six figures show the timing parameters for the signals of the local memory interface bus, often simply referred to as the local bus. The purpose of these figures and the accompanying tables is to quantify the timing relationships among the various signals. The explanation of the logical relationships among signals will be found in the *TMS34010 User's Guide* (number SPVU001).


A number of parameter values are expressed in terms of quarter clock time to, which is one quarter of a local clock period, or twice the input clock period, to(ICK).

Input clock INCLK is divided internally by 8 to produce output clocks LCLK1 and LCLK2. Transitions of the other local interface output signals are also generated as delays from INCLK transitions. The dividedown logic that converts INCLK to the internal clocks used to generate LCLK1 and LCLK2 introduces significant propagation delays from the transitions of INCLK to the corresponding transitions of LCLK1 and LCLK2. While the frequency of INCLK is precisely eight times the frequency of LCLK1 or LCLK2, no timing relationship other than the frequency is specified between transitions of input clock INCLK and transitions of the output clocks LCLK1 and LCLK2.

			TMS34	TMS34	UNIT		
NO.		PARAMETER	MIN	MAX	MIN	MAX	Olvii
27	t _c (ICK)	Period of INCLK	25		20		ns
28	tw(ICKH)	Pulse duration of INCLK high	8		6		ns
29	tw(ICKL)	Pulse duration of INCLK low	8		6		ns
30	t _t (ICK)	Transition time (rise and fall) of INCLK	2†	8†	2†	8 [†]	ns

NOTE: Advance information notices apply only to the TMS34010-50.
†These values are based on computer simulation, and are not tested.

local bus timing: input clock






Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or $2t_C(ICK)$.

		TMS3401	0-40	TMS3401	0-50	UNIT
NO.	PARAMETER	MIN	MAX	MIN	MAX	UNII
31	t _{c(CK)} Period of local clocks LCLK1 and LCLK2	8t _{c(ICK)} †		8t _{c(ICK)} †		ns
32	tw(CKH) Pulse duration of local clock high	2t _Q – 10		2t _Q – 10		ns
33	tw(CKL) Pulse duration of local clock low	2t _Q – 10		2t _Q – 10		ns
34	th(CK1H-CK2L) Hold time of LCLK2 low after LCLK1 high	t _Q – 10		t _Q – 10		ns
35	th(CK1L-CK2H) Hold time of LCLK2 high after LCLK1 low	t _Q – 10		t _Q – 10		ns
36	th(CK2H-CK1H) Hold time of LCLK1 high after LCLK2 high	t _Q – 10		t _Q – 10		ns
37	th(CK2L-CK1L) Hold time of LCLK1 low after LCLK2 low	t _Q – 10		t _Q – 10		ns
38	th(CK1H-CK2H) Hold time of LCLK2 high after LCLK1 high	3t _Q – 10		3t _Q – 10		ns
39	th(CK1L-CK2L) Hold time of LCLK2 low after LCLK1 low	3t _Q – 10		3t _Q – 10		ns
40	th(CK2H-CK1L) Hold time of LCLK1 low after LCLK2 high	3t _Q – 10		3t _Q – 10		ns
41	th(CK2L-CK1H) Hold time of LCLK1 high after LCLK2 low	3t _Q – 10		3t _Q – 10		ns
42	tt Transition time (rise and fall) of LCLK1 or LCLK2		10		10	ns
43	t _{su(RAV-CK2H)} Setup time of row address valid to LCLK21	4t _Q – 25		4t _Q – 10		ns
44	t _{su(CAV-CK2H)} Setup time of column address valid to LCLK21	2t _Q - 25		-2t _Q − 10		ns
45	t _{su(LRV-CK2H)} Setup time of LRDY valid to LCLK21	30		30		ns
46	th(CK2H-LRV) Hold time of LRDY valid after LCLK2 high	0		0		ns
47	t _{su(RAV-CK1L)} Setup time of row address valid to LCLK1↓	t _Q – 25		t _Q – 10		ns
48	t _{su(CAV-CK1H)} Setup time of column address valid to LCLK11	t _Q – 25		t _Q – 10		ns
49	t _{su(ALH-CK1L)} Setup time of LAL high to LCLK1↓	2t _Q - 20		2t _Q – 10		ns



 $^{^{\}dagger}$ This is a functional minimum and is not tested. This parameter can also be specified as $4t_{Q}$.


local bus timing: output clock and LRDY signal



		DADAMETER	TMS340	10-40	TMS3401	0-50	LINDT
NO.	•	PARAMETER	MIN	MAX	MIN	MAX	UNIT
50	^t d(RL-RL)	Delay from RAS↓ to RAS↓	8tQ [†]		8tQ [†]		ns
51	t _{su(RAV-RL)}	Setup time of row address valid to RAS↓	t _Q – 20		t _Q – 10		ns
52	th(RL-RAV)	Hold time of row address valid after RAS low	t _Q – 20		t _Q – 10		ns
53	tw(RH)	Pulse duration, RAS high	3t _Q – 20		3t _Q – 10		ns
54	tw(RL)	Pulse duration, RAS low	5t _Q – 20		5t _Q – 10		ns
55	t _{su(CAV-ALL)}	Setup time of column address valid to LAL	0.5t _Q – 20		0.5t _Q – 10		ns
56	th(ALL-CAV)	Hold time of column address valid after $\overline{\text{LAL}}$ low	0.5t _Q – 15		0.5t _Q – 10		ns
57	^t h(ALH-RH)	Hold time of RAS high after LAL high	2t _Q – 20		2t _Q – 10		ns
58	^t h(RL-ALL)	Hold time of LAL low after RAS low	6t _Q – 20		6t _Q – 10		ns
59	th(CL-RL)	Hold time of RAS low after CAS low	3t _Q – 20		3t _Q – 10		ns
60	^t h(RH-WH)	Hold time of \overline{W} high after \overline{RAS} high, shift register transfer follows read	2t _Q – 20		2t _Q - 10		ns
61	t _{su} (CAV-CL)	Setup time of column address valid to CAS↓	t _Q – 20		t _Q – 10		ns
62	th(CL-ALL)	Hold time of LAL low after CAS low	4t _Q – 20		4t _Q – 10		ns
63	^t h(CH-ALL)	Hold time of LAL low after CAS high, write cycle	0.5t _Q – 15		0.5t _Q – 10		ns
64	th(ALL-CH)	Hold time of CAS high after LAL low	0.5t _Q – 15		0.5t _Q – 10		ns
65	th(CH-RH)	Hold time of RAS high after CAS high	2.5t _Q – 15		2.5t _Q – 10		ns
66	tw(CL)	Pulse duration, CAS low	3.5t _Q – 25		3.5t _Q – 10		ns
67	th(RL-CH)	Hold time of CAS high after RAS low	2t _Q – 20	·	2t _Q – 10		ns
68	^t d(RL-CL)	Delay time from RAS low to CAS low		2t _Q + 20		2t _Q + 10	ns
69	^t h(CH-WH)	Hold time of \overline{W} high after $\overline{\text{CAS}}$ high, shift register transfer follows read	1.5t _Q – 15		1.5t _Q – 10		ns
70	th(RL-CL)	Hold time CAS low after RAS low	5.5t _Q – 25		5.5t _Q – 10		ns
71	tw(CH)	Pulse duration, CAS high	4.5t _Q – 15		4.5t _Q – 10		ns
72	th(WH-ALL)	Hold time of LAL low after W high, write cycle	0.5t _Q - 15		0.5t _Q – 10		ns
73	t _{su} (WH-CL)	Setup time of W high to CAS↓, end of write	4.5t _Q – 15		4.5t _Q - 10		ns

[†]This is a functional minimum and is not tested.

local bus timing: the \overline{RAS} , \overline{CAS} , and \overline{LAL} outputs






Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or $2t_C(ICK)$.

	DADAMETED		TMS34010-40		TMS34010-50		UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
74	^t su(WL-RL)	Setup time of \overline{W} low to $\overline{RAS}\downarrow$, shift register transfer cycle	t _Q - 20		t _Q – 10		ns
75	^t h(RL-WL)	Hold time of \overline{W} low after \overline{RAS} low, shift register transfer cycle	t _Q – 20		t _Q – 10		ns
76	^t su(TRL-RL)	Setup time of $\overline{TR}/\overline{QE}$ low to $\overline{RAS}\downarrow$, shift register transfer cycle	t _Q – 20		t _Q – 10		ns
77	^t h(RL-TRL)	Hold time of TR/QE low after RAS low, shift register transfer cycle	4t _Q - 20		4t _Q – 10		ns
78	^t h(CL-TRL)	Hold time of TR/QE low after CAS low, shift register transfer cycle	2t _Q - 20		2t _Q – 10		ns
79	^t su(TRH-RH)	Setup time of TR/QE high to RAS1, shift register transfer cycle	tQ-20		t _Q – 10		ns
80	t _{su} (TRH-CH)	Setup time of TR/QE high to CAS1, shift register transfer cycle	1.5t _Q - 25		1.5t _Q – 10		ns

NOTES: 1. Advance information notices apply only to the TMS34010-50.

2. Parameters 81 and 82 intentionally omitted.

local bus timing parameters: shift register transfer cycle





Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or $2t_C(ICK)$.

			TMS34	010-40	TMS340	10-50	UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
83	t _a (RL-DV)	Access time from RAS low to data in valid, read cycle		5.5t _Q – 40 [†]	Ę	5.5t _Q – 25 [†]	ns
84	t _{su} (CH-ALH)	Setup time of CAS high to LAL↑	0.5t _Q – 15		0.5t _Q – 10		ns
85	t _{su} (ENH-ALH)	Setup time of DEN high to LAL1	0.5t _Q – 15		0.5t _Q – 10		ns
86	t _a (CL-DV)	Access time from CAS low to data in valid, read cycle		3.5t _Q - 40 [†]		3.5t _Q – 25 [†]	ns
87	^t h(CH-DV)	Hold time of data in valid after CAS↑, read cycle	0		0		ns
88	^t h(CH-RAZ)	Hold time of row address high impedance after CAS high, end of read cycle	1.5t _Q – 10 [‡]		1.5t _Q – 10 [‡]		ns
89	^t h(CL-QEL)	Hold time of $\overline{TR}/\overline{QE}$ low after \overline{CAS} low, read cycle	3.5t _Q – 25	1	3.5t _Q – 10		ns
90	t _{su} (CAZ-QEL)	Setup time of column address high impedance to $\overline{TR}/\overline{\Omega E}\downarrow$, read cycle	t _Q – 10 [‡]		t _Q – 10 [‡]		ns
91	^t h(QEH-DV)	Hold time of data in valid after $\overline{TR}/\overline{QE}\uparrow$, read cycle	C)	0		ns
92	td(CL-QEL)	Delay time from CAS↓ to TR/QE low, read cycle		t _Q + 20		t _Q + 10	ns
93	t _a (QEL-DV)	Access time from TR/QE low to data in valid, read cycle		2.5t _Q - 40 [†]		2.5t _Q – 25 [†]	ns
94	th(QEH-RAZ)	Hold time of row address high impedance after TR/QE high, end of read cycle	1.5t _Q – 10 ⁻¹	:	1.5t _Q - 10 [‡]		ns
95	tw(QEL)	Pulse duration, TR/QE low, read cycle	2.5t _Q - 10	<u> </u>	2.5t _Q – 10		ns
96	[†] d(CL-ENL)	Delay time from CAS low to DEN low, read cycle		t _Q + 20		t _Q + 10	ns
97	th(ENH-DV)	Hold time of data in valid after DEN1, read cycle	() 	0		ns
98	t _{su} (CAZ-ENL)	Setup time of column address high impedance to $\overline{\text{DENI}}_{\text{I}}$, read cycle	t _Q – 10	‡ 	t _Q – 10 [‡]		ns
99	^t h(ENH-RAZ)	Hold time of next row address high impedance after DEN high, end of read cycle	1.5t _Q – 10	‡ 	1.5t _Q - 10 [‡]		ns
100	t _a (ENL-DV)	Access time from DEN low to data in valid, read cycle		2.5t _Q – 40 [†]		2.5t _Q – 25 [†]	ns
101	^t h(ENH-DDH)	Hold time of DDOUT high after DEN high, read follows write cycle	3t _Q – 2	0	3t _Q – 10		ns
102	t _{su} (DDL-ENL)	Setup time of DDOUT low to $\overline{\text{DENI}}$, read cycle	t _Q – 2	0	t _Q – 10		ns
103	^t h(ENH-DDL)	Hold time of DDOUT low after DEN high, read cycle	1.5t _Q - 1	5	1.5t _Q - 10		ns

NOTE: Advance information notices apply only to the TMS34010-50.

 † 4t $_{\mathrm{O}}$ is added to these values for each wait state inserted.

[‡]These values are derived from characterization and are not tested.



local bus timing: read cycle Q2 Q2 **Q4** Q1 Q3 **Q4** Q1 Q2 QЗ LAD0-DATA IN ROW ROW COL LAD15 RAS LAL CAS 89 TR/QE 100-96 DEN **DDOUT**



Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or $2t_C(ICK)$.

			TMS340	10-40	TMS34	010-50	UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNII
104	t _{su(DV-WL)}	Setup time of data out valid to $\overline{W}{\downarrow}$, write cycle	t _Q – 20		t _Q – 10		ns
105	^t h(WL-DV)	Hold time of data out valid after $\overline{\mathbf{W}}$ low, write cycle	4t _Q – 20		4tQ - 10		ns
106	t _{su} (WL-RH)	Setup time of W low to RAS↑, write cycle	2t _Q – 20		2t _Q – 10		ns
107	^t h(RL-DV)	Hold time of data out valid after RAS low, write cycle	7t _Q – 20		7t _Q – 10		ns
108	^t h(CH-DV)	Hold time of data out valid after CAS high, write cycle	1.5t _Q – 15		1.5t _Q - 10		ns
109	t _{su} (WL-CH)	Setup time of \overline{W} low to $\overline{CAS}1$, write cycle	2.5t _Q - 25		2.5t _Q – 10		ns
110	^t h(CL-DV)	Hold time of data out valid after CAS low, write cycle	5t _Q – 20		5tQ - 10		ns
111	^t h(WH-DV)	Hold time of data out valid after $\overline{\mathbf{W}}$ high, write cycle	1.5t _Q – 15		1.5t _Q – 10		ns
112	tw(WL)	Pulse duration, W low	2.5t _Q – 25		2.5t _Q - 10		ns
113	th(CL-WL)	Hold time of W low after CAS low, write cycle	3.5t _Q - 25		3.5t _Q - 10		ns
114	t _{su(CAV-WH)}	Setup time of column address valid to $\overline{W}\!\!\uparrow\!\!,$ write cycle	4.5t _Q – 30		4.5t _Q – 10		ns
115	th(RL-WL)	Hold time of \overline{W} low after \overline{RAS} low, write cycle	5.5t _Q – 25		5.5t _Q – 10		ns
116	t _{su(RAV-WH)}	Setup time of row address valid to $\overline{W}{\uparrow},$ write cycle	6.5t _Q – 35		6.5t _Q – 15		ns
117	t _{su} (ENL-WH)	Setup time of \overline{DEN} low to \overline{W} high, write cycle	t _Q – 20		t _Q – 10	-	ns
118	th(WH-ENL)	Hold time of $\overline{\text{DEN}}$ low after \overline{W} high, write cycle	1.5t _Q – 15		1.5t _Q - 10		ns
119	^t su(DDH-ENL)	Setup time of DDOUT high to DEN1, write follows read	3t _Q – 20		3t _Q – 10		ns

local bus timing: write cycle Q1 Q3 Q1 LAD0-DATA ROW COL LAD15 105 106 104 RAS 109 $\overline{\text{CAS}}$ $\overline{\mathbf{w}}$ DEN **DDOUT**




Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock period, or $2t_C(ICK)$.

			TMS3401	10-40	TMS3401	10-50	
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
120	t _{su} (HRV-CK2H)	Setup time of HOLD valid to LCLK21	50		50		ns
121	th(CK2H-HRV)	Hold time of HOLD valid after LCLK2 high	0		0		ns
122	t _{su} (HKV-CK2L)	Setup time of HLDA/EMUA output valid before LCLK21	t _Q – 20		t _Q – 10		ns
123	th(CK2L-HKL)	Hold time of HLDA/EMUA low, after LCLK2 low	t _Q – 15		t _Q – 10		ns
124	^t d(CK2H-DZ)	Delay from LCLK2 high to LAD pins high impedance, bus release		30 [†]		30 [†]	ns
125	t _{su} (RH-CK1H)	Setup time of RAS high to LCLK11	t _Q – 20		t _Q – 10		ns
126	^t h(CK1H-RH)	Hold time of RAS driven high after LCLK1 high, bus release	t _Q – 10 [†]		t _Q – 10 [†]		ns
127	^t d(CK2H-RZ)	Delay from LCLK2 high to RAS high impedance, bus release		30 [†]		30†	ns
128	t _{su} (ALH-CK2H)	Setup time of LAL high to LCLK21	t _Q – 20		t _Q – 10		ns
129	^t h(CK1L-ALH)	Hold time of $\overline{\text{LAL}}$ driven high after LCLK11, bus release	0†		0†		ns
130	[†] d(CK1L-ALZ)	Delay from LCLK1 low to $\overline{\text{LAL}}$ high impedance, bus release		30 [†]		30 [†]	ns
131	t _{su} (CH-CK1H)	Setup time of \overline{CAS} , \overline{W} , and $\overline{TR}/\overline{QE}$ high to LCLK1	0.5t _Q – 15		0.5t _Q - 10		ns
132	^t h(CK1H-CH)	Hold time of \overline{CAS} , \overline{W} and $\overline{TR}/\overline{QE}$ high after LCLK1 high, bus release	t _Q – 10 [†]		t _Q – 10 [†]		ns
133	^t d(CK2H-CZ)	Delay from LCLK2 high to \overline{CAS} , \overline{W} and $\overline{TR}/\overline{QE}$ high impedance, bus release		30 [†]		30 [†]	ns
134	t _{su} (ENH-CK2H)	Setup time of DEN or DDOUT high to LCLK1↓	t _Q – 20		t _Q – 10		ns
135	[†] h(CK2H-ENH)	Hold time of $\overline{\text{DEN}}$ and DDOUT high after LCLK11, bus release	t _Q – 10 [†]		t _Q – 10 [†]		ns
136	[†] d(CK1L-ENZ)	Delay from LCLK1 low to DEN and DDOUT high impedance, bus release		30 [†]		30 [†]	ns
137	th(CK2H-DZ)	Hold time of LAD bus high impedance after LCLK21	0†		0†		ns
138	^t h(CK2H-RZ)	Hold time of \overline{RAS} , \overline{CAS} , \overline{W} , \overline{LAL} , and $\overline{TR}/\overline{QE}$ high impedance after LCLK11	0†		o†		ns
139	^t d(CK1H-RH)	Delay from LCLK1 high to RAS, \overline{CAS} , \overline{W} , \overline{LAL} , and $\overline{TR}/\overline{QE}$ driven high, resume bus control		30		30	ns
140	th(CK2H-RH)	Hold time of RAS high after LCLK2 high, resumes bus control	t _Q – 15		t _Q – 10		ns
141	th(CK2H-CH)	Hold time of $\overline{\text{CAS}}$, $\overline{\text{W}}$, and $\overline{\text{TR}}/\overline{\text{QE}}$ high after LCLK2 high, resume bus control	0†		O [†]		ns
142	th(CK2H-ENZ)	Hold time of DEN, DDOUT high impedance after LCLK2 high, resume bus control	O†		O [†]		ns

[†]These values are derived from characterization and are not tested.




GSP releases control of local bus





GSP resumes control of local bus






Quarter clock time tQ, which appears in the following table, is one quarter of a local output clock cycle, or $2t_C(ICK)$.

			TMS3401	10-40	TMS340	10-50	UNIT
NO.		PARAMETER	MIN	MAX	MIN	MAX	ONT
143	^t d(CK2H-ENH)	Delay from LCLK2 high to DEN, and DDOUT driven high, resume bus control		30		30	ns
144	t _{su} (RAV-RL)	Setup time of row address valid to RASI, CAS-before-RAS refresh	2t _Q – 25		2tQ - 10		ns
145	^t h(RL-RAV)	Hold time of row address valid after RAS low, CAS-before-RAS refresh	t _Q – 20		t _Q - 10		ns
146	^t w(RH)	Pulse duration, RAS high, start of CAS-before-RAS refresh	4t _Q - 20		4t _Q – 10		ns
147	^t w(RL)	Pulse duration, RAS low, CAS-before-RAS refresh	4t _Q – 20		4t _Q – 10		ns
148	t _{su(RAV-ALL)}	Setup time of row address valid to LAL↓, CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns
149	^t h(ALL-RAV)	Hold time of row address valid after \overline{LAL} low, \overline{CAS} -before- \overline{RAS} refresh	2t _Q – 20		2t _Q – 10		ns
150	th(ALL-RH)	Hold time of \overline{RAS} high after \overline{LAL} low, \overline{CAS} -before- \overline{RAS} refresh	t _Q – 20		t _Q – 10		ns
151	t _{su} (RH-ALH)	Setup time of RAS high to LAL1, CAS-before-RAS refresh	t _Q - 20		t _Q – 10		ns
152	^t su(ALH-CL)	Setup time of LAL high to CAS, CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns
153	^t su(CL-ALL)	Setup time of CAS low to LAL, CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns
154	t _{su(RH-CL)}	Setup time of RAS high to CAS1, CAS-before-RAS refresh	2t _Q – 20		2t _Q – 10		ns
155	^t su(CL-RL)	Setup time of CAS low to RASI, CAS-before-RAS refresh	2t _Q – 20		2t _Q – 10		ns
156	^t h(RL-CL)	Hold time of CAS low after RAS low, CAS-before-RAS refresh	4.5t _Q - 25		4.5t _Q – 10		ns
157	tw(CL)	Pulse duration, CAS low, CAS-before-RAS refresh	6.5t _Q - 25		6.5t _Q – 10		ns
158	t _{su(CH-RL)}	Setup time of CAS high to RASI, CAS-before-RAS refresh	3.5t _Q – 15		3.5t _Q - 10		ns



CAS-before-RAS DRAM refresh cycle timing



Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock cycle, or $2t_C(ICK)$.

			TMS340	10-40	TMS340	10-50	LIBUT
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
159	th(CK2H-RH)	Hold time of RAS high after LCLK2 high, all cycles except internal and CAS-before-RAS refresh	t _Q – 15		t _Q – 10		ns
160	^t su(RL-CK2L)	Setup time of RAS low to LCLK21, all cycles except internal and CAS-before-RAS refresh	t _Q – 20		t _Q - 10		ns
161	th(CK1L-RH)	Hold time of RAS high after LCLK1 low, RAS-before-RAS refresh	t _Q – 15		t _Q - 10		ns
162	t _{su} (RL-CK1H)	Setup time of RAS low to LCLK11, CAS-before-RAS refresh	t _Q – 20		t _Q – 10	t _Q – 10	
163	th(CK1L-RL)	Hold time of RAS low after LCLK1 low, all cycles except internal	t _Q – 15		t _Q - 10		ns
164	t _{su} (RH-CK1H)	Setup time of RAS high to LCLK11, all cycles except internal	t _Q – 20		t _Q - 10		ns
165	th(CK2L-ALH)	Hold time of $\overline{\text{LAL}}$ high after LCLK2 low, all cycles except internal	0.5t _Q – 15		0.5t _Q - 10		
166	t _{su(ALL-CK1H)}	Setup time of LAL low to LCLK11, all cycles except internal	0.5t _Q – 15		0.5t _Q - 10		ns
167	th(CK2L-ALL)	Hold time of LAL low after LCLK2 low, all cycles except internal	t _Q – 15		t _Q – 10		ns
168	t _{su} (ALH-CK2H)	Setup time of LAL high to LCLK21, all cycles except internal	t _Q – 20		t _Q – 10		ns
169	th(CK1H-CH)	Hold time of CAS high after LCLK1 high, CAS-before-RAS refresh	t _Q – 15		t _Q – 10		ns
170	t _{su(CL-CK1L)}	Setup time of CAS low to LCLK11, CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns
171	^t h(CK2L-CH)	Hold time of CAS high after LCLK2 low, all cycles except internal, DRAM refresh and CAS-before-RAS refresh	t _Q – 15		t _Q - 10		ns
172	^t su(CL-CK2H)	Setup time of CAS low to LCLK21, all cycles except internal, DRAM refresh and CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns
173	^t h(CK2L-CL)	Hold time of CAS low after LCLK2 low, all cycles except internal and DRAM refresh	0.5t _Q – 15		0.5t _Q – 10		ns
174	t _{su(CH-CK1H)}	Setup time of CAS high to LCLK11, all cycles except internal and DRAM refresh	0.5t _Q - 15		0.5t _Q - 10	0.5t _Q - 10	
175	th(CK1H-WH)TR	Hold time of \overline{W} high after LCLK1 high, shift register transfer	t _Q – 15		t _Q - 10		ns
176	t _{su} (WL-CK1L)TR	Setup time of $\overline{\mathbf{W}}$ low to LCLK1 \downarrow , shift register transfer	t _Q - 20		t _Q - 10		ns
177	^t h(CK1L-WL)	Hold time of $\overline{\mathbf{W}}$ low after LCLK1 low, shift register transfer	tQ - 15		t _Q - 10		ns




Quarter clock time t_Q , which appears in the following table, is one quarter of a local output clock cycle, or $2t_C(ICK)$.

		DADAMETED	TMS3401	0-40	TMS340	10-50	
NO.		PARAMETER	MIN	MAX	MIN	MAX	UNIT
178		Setup time of \overline{W} high to LCLK11,	+0 - 20		to - 10		ns
178	t _{su} (WH-CK1H)	shift register transfer	t _Q 20		t _Q – 10		115
179	th(CK1H-WH)	Hold time of $\overline{\mathbf{W}}$ high after LCLK1 high, write	t _Q – 15		t _Q – 10		ns
180	t _{su} (WL-CK1L)	Setup time of W low to LCLK1↓, write	t _Q – 20		t _Q – 10		ns
181	th(CK2L-WL)	Hold time of $\overline{\mathbf{W}}$ low after LCLK2 low, write	0.5t _Q - 15		0.5t _Q – 10		ns
182	t _{su} (WH-CK1H)	Setup time of W high to LCLK1↑, write	0.5t _Q – 15		0.5t _Q – 10		ns
183	^t h(CK1L-TRH)	Hold time of TR/QE high after LCLK1 high, shift register transfer	t _Q – 15		t _Q – 10		ns
184	^t su(TRL-CK1H)	Setup time of TR/QE low to LCLK1↓, shift register transfer	t _Q 20		t _Q – 10		ns
185	^t h(CK2H-TRL)	Hold time of $\overline{TR}/\overline{QE}$ low after LCLK2 high, shift register transfer	t _Q – 15		t _Q – 10		ns
186	^t su(TRH-CK2L)	Setup time of TR/QE high to LCLK2↓, shift register transfer	t _Q – 20		t _Q – 10		ns
187	th(CK1H-QEH)	Hold time of $\overline{TR}/\overline{QE}$ high after LCLK1 high, read	t _Q – 15		t _Q – 10		ns
188	t _{su(QEL-CK1L)}	Setup time of TR/QE low to LCLK1↓, read	t _Q – 20		t _Q – 10		ns
189	th(CK2L-QEL)	Hold time of $\overline{TR}/\overline{QE}$ low after LCLK2 low, read	0.5t _Q – 15		0.5t _Q – 10		ns
190	t _{su} (QEH-CK1H)	Setup time of TR/QE high to LCLK1↑, read	0.5t _Q – 15		0.5t _Q – 10		ns
191	th(CK2L-ENH)	Hold time of DEN high after LCLK2 low, write	t _Q – 15		t _Q – 10		ns
192	t _{su} (ENL-CK2H)	Setup time of DEN low to LCLK2↑, read	t _Q – 20		t _Q – 10		ns
193	th(CK1H-ENL)	Hold time of DEN low after LCLK1 high, write	t _Q – 15		t _Q – 10		ns
194	t _{su} (ENH-CK1L)	Setup time of DEN high to LCLK1↓, write	t _Q – 20		t _Q – 10	-	ns
195	th(CK1H-ENH)	Hold time of DEN high after LCLK1 high, read	t _Q – 15		t _Q – 10		ns
196	t _{su} (ENL-CK1L)	Setup time of DEN low to LCLK1↓, read	t _Q – 20		t _Q – 10		ns
197	th(CK2L-ENL)	Hold time of DEN low after LCLK2 low, read	0.5t _Q – 15		0.5t _Q – 10		ns
198	t _{su} (ENH-CK1H)	Setup time of DEN high to LCLK1†, read	0.5t _Q – 15		0.5t _Q – 10		ns
199	th(CK2L-DDH)	Hold time of DDOUT high after LCLK2 low, read	t _Q – 15		t _Q – 10		ns
200	t _{su(DDL-CK2H)}	Setup time of DDOUT low to LCLK21, read	t _Q – 20		t _Q – 10		ns
201	th(CK1H-DDL)	Hold time of DDOUT low after LCLK1 high, read	t _Q – 15		t _Q – 10		ns
202	t _{su} (DDH-CK1L)	Setup time of DDOUT high to LCLK1↓, read	t _Q – 20		t _Q – 10		ns
203	th(CK2H-ALH)	Hold time of LAL high after LCLK2 high, CAS-before-RAS refresh	t _Q – 15		t _Q - 10		ns
204	t _{su(ALL-CK2L)}	Setup time of LAL low to LCLK2↓, CAS-before-RAS refresh	t _Q – 20		t _Q – 10		ns



local bus timing: relationship of control signals to clocks



video interface timing parameters


The timing parameters for TMS34010 video interface signals are shown in the next three tables and diagrams. The video interface includes the following TMS34010 pins: VCLK (video input clock), BLANK (blanking), HSYNC (horizontal sync, bidirectional), and VSYNC (vertical sync, bidirectional). HSYNC and VSYNC are inputs if external sync mode is enabled; otherwise they are outputs.

video input clock timing parameters

NO.		PARAMETER	TMS34010-40		TMS34010-50		UNIT
NO.		PANAIVIETEN	MIN	MAX	MIN	MAX	UNII
205	t _c (VCK)	Period of video input clock VCLK	133		133		ns
206	tw(VCKH)	Pulse duration of VCLK high	50		50		ns
207	tw(VCKL)	Pulse duration of VCLK low	60		60		ns
208	tt(VCK)	Transition time (rise and fall) of VCLK		5†		5†	ns

NOTE: Advance information notices apply only to the TMS34010-50.

video input clock timing




video interface timing parameters: outputs

NO.	PARAMETER	TMS34010-40	TMS34010-50	UNIT
		MIN MAX	MIN MAX	CIAII
209	td(VCKL-HSL) Delay from VCLK low to HSYNC, VSYNC, or BLANK low	55	55	ns
210	t _{d(VCKL-HSH)} Delay from VCLK low to HSYNC, VSYNC, or BLANK high	55	55	ns
211	th(VCKL-HSL) Hold time of HSYNC, VSYNC, or BLANK low after VCLK1	0	0	ns
212	th(VCKL-HSH) Hold time of HSYNC, VSYNC, or BLANK high after VCLK4	0	0	ns

NOTE: Advance information notices apply only to the TMS34010-50.

video output timing





[†]This value is determined through computer simulation.


video interface timing: external sync inputs

NO.	PARAMETER	TMS34010-40 TMS34010-50		UNIT
		MIN MAX	MIN MAX	0,411
213	t _{Su(HSL-VCKH)} Setup time of HSYNC, VSYNC low to VCLK1	20 [†]	20 [†]	ns
214	th(VCKH-HSV) Hold time of HSYNC, VSYNC valid after VCLK high	20 [†]	20 [†]	ns
215	t _{su(HSH-VCKH)} Setup time of HSYNC, VSYNC high to VCLK↑	20 [‡]	20 [‡]	ns

NOTE: Advance information notices apply only to the TMS34010-50.

†Specified setup and hold times on asynchronous inputs are required only to guarantee recognition at indicated clock edge.

external sync input timing




NOTES: 1. If the falling edge of the sync signal occures more than th(SV-VCH) past VCLK edge A, and at least tsu(SV-VCH) before edge B, the transition will be detected at edge B instead of edge A.

2. If the rising edge of the sync signal occurs more than $t_{h(SV-VCH)}$ past VCLK edge C, and at least $t_{su(SV-VCH)}$ before edge D, the transition will be detected at edge D instead of edge C.



[‡]This value is determined through computer simulation.



NOTES: A. Centerline of center pin each side is within 0,10 (0.004) of package centerline as determined by this dimension.

B. Location of each pin is within 0,127 (0.005) of true position with respect to center pin on each side.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.



This Material Copyrighted By Its Respective Manufacturer