Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

doc: remove allow(unused_doc_comments) #1992

Merged
merged 1 commit into from
Jun 30, 2020
Merged

doc: remove allow(unused_doc_comments) #1992

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
1 change: 0 additions & 1 deletion chips/apollo3/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4,7 +4,6 @@
#![crate_type = "rlib"]
#![feature(llvm_asm, const_fn, naked_functions)]
#![no_std]
#![allow(unused_doc_comments)]

// Peripherals
pub mod ble;
Expand Down
4 changes: 2 additions & 2 deletions chips/nrf5x/src/gpio.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -122,7 +122,7 @@ struct GpioRegisters {
pin_cnf: [ReadWrite<u32, PinConfig::Register>; 32],
}

/// Gpio
// Gpio
register_bitfields! [u32,
/// Write GPIO port
Out [
Expand Down Expand Up @@ -247,7 +247,7 @@ register_bitfields! [u32,
]
];

/// GpioTe
// GpioTe
register_bitfields! [u32,
/// Task for writing to pin specified in CONFIG\[n\].PSEL.
/// Action on pin is configured in CONFIG\[n\].POLARITY
Expand Down
1 change: 0 additions & 1 deletion chips/nrf5x/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
#![feature(const_fn)]
#![no_std]
#![allow(unused_doc_comments)]

pub mod aes;
pub mod constants;
Expand Down
12 changes: 6 additions & 6 deletions chips/stm32f303xc/src/gpio.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -516,12 +516,12 @@ impl PinId {
}
}

/// GPIO pin mode [^1]
///
/// [^1]: Section 7.1.4, page 187 of reference manual
enum_from_primitive! {
#[repr(u32)]
#[derive(PartialEq)]
/// GPIO pin mode [^1]
///
/// [^1]: Section 7.1.4, page 187 of reference manual
pub enum Mode {
Input = 0b00,
GeneralPurposeOutputMode = 0b01,
Expand Down Expand Up @@ -563,11 +563,11 @@ pub enum AlternateFunction {
AF15 = 0b1111,
}

/// GPIO pin internal pull-up and pull-down [^1]
///
/// [^1]: Section 11.4.4, page 238 of reference manual
enum_from_primitive! {
#[repr(u32)]
/// GPIO pin internal pull-up and pull-down [^1]
///
/// [^1]: Section 11.4.4, page 238 of reference manual
enum PullUpPullDown {
NoPullUpPullDown = 0b00,
PullUp = 0b01,
Expand Down
1 change: 0 additions & 1 deletion chips/stm32f303xc/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,6 @@
#![crate_type = "rlib"]
#![feature(const_fn)]
#![no_std]
#![allow(unused_doc_comments)]

pub mod chip;
pub mod nvic;
Expand Down
6 changes: 3 additions & 3 deletions chips/stm32f303xc/src/syscfg.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -97,11 +97,11 @@ register_bitfields![u32,
const SYSCFG_BASE: StaticRef<SyscfgRegisters> =
unsafe { StaticRef::new(0x40010000 as *const SyscfgRegisters) };

/// SYSCFG EXTI configuration [^1]
///
/// [^1]: Section 8.2.2, page 197 of reference manual
enum_from_primitive! {
#[repr(u32)]
/// SYSCFG EXTI configuration [^1]
///
/// [^1]: Section 8.2.2, page 197 of reference manual
enum ExtiCrId {
PA = 0b0000,
PB = 0b0001,
Expand Down
12 changes: 6 additions & 6 deletions chips/stm32f4xx/src/gpio.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -531,12 +531,12 @@ impl PinId {
}
}

/// GPIO pin mode [^1]
///
/// [^1]: Section 7.1.4, page 187 of reference manual
enum_from_primitive! {
#[repr(u32)]
#[derive(PartialEq)]
/// GPIO pin mode [^1]
///
/// [^1]: Section 7.1.4, page 187 of reference manual
pub enum Mode {
Input = 0b00,
GeneralPurposeOutputMode = 0b01,
Expand Down Expand Up @@ -578,11 +578,11 @@ pub enum AlternateFunction {
AF15 = 0b1111,
}

/// GPIO pin internal pull-up and pull-down [^1]
///
/// [^1]: Section 7.4.4, page 189 of reference manual
enum_from_primitive! {
#[repr(u32)]
/// GPIO pin internal pull-up and pull-down [^1]
///
/// [^1]: Section 7.4.4, page 189 of reference manual
enum PullUpPullDown {
NoPullUpPullDown = 0b00,
PullUp = 0b01,
Expand Down
1 change: 0 additions & 1 deletion chips/stm32f4xx/src/lib.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6,7 +6,6 @@
#![crate_type = "rlib"]
#![feature(const_fn)]
#![no_std]
#![allow(unused_doc_comments)]

pub mod chip;
pub mod nvic;
Expand Down
6 changes: 3 additions & 3 deletions chips/stm32f4xx/src/syscfg.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -97,11 +97,11 @@ register_bitfields![u32,
const SYSCFG_BASE: StaticRef<SyscfgRegisters> =
unsafe { StaticRef::new(0x40013800 as *const SyscfgRegisters) };

/// SYSCFG EXTI configuration [^1]
///
/// [^1]: Section 8.2.2, page 197 of reference manual
enum_from_primitive! {
#[repr(u32)]
/// SYSCFG EXTI configuration [^1]
///
/// [^1]: Section 8.2.2, page 197 of reference manual
enum ExtiCrId {
PA = 0b0000,
PB = 0b0001,
Expand Down