Skip to content
View tom-urkin's full-sized avatar
5 followers · 0 following
Block or Report

Block or report tom-urkin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. I2C I2C Public

    I2C controller and target modules in SystemVerilog. Simulation and experimental results of FPGA - DS3231 RTC I2C communication.

    SystemVerilog 3 1

  2. AMBA AMBA Public

    AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog

    SystemVerilog 7

  3. FIFO_Memory FIFO_Memory Public

    SystemVerilog 2

  4. FIR-filter FIR-filter Public

    SystemVerilog implementation of generalized FIR filter module and TB

    SystemVerilog 2

  5. SDRAM-controller SDRAM-controller Public

    SDRAM controller implemented in SystemVerilog for ISSI IS42S16320f-7 IC

    SystemVerilog 2 1

  6. VGA-SRAM VGA-SRAM Public

    Generation and visualization of cellular automaton based patterns stored on SRAM chip via VGA protocol in SystemVerilog

    SystemVerilog 1