# nascom

## Nascom 2 Microcomputer DOCUMENTATION

The Nascom Microcomputers Division of Lucas Logic Limited reserves the right to amend/delete any specification in this brochure in accordance with future developments.

Nascom Microcomputers
Division of Lucas Logic Limited
Welton Road Wedgnock Industrial Estate
Warwick CV34 5PZ
Tel: 0926 497733 Telex: 312333

Lucas Logic

#### SECTION 1 - HARDWARE MANUAL

Conte	ents 	Page 
1.1	Introduction	1-2
1.2	Links/Switches LSW1 and LSW2	1-2
1.3	Memory decode header LKS1	1-4
1.4	Memory type linkblocks LKB 1-9	1-5
1.5	Memory addressing	1-6
1.6	Video memory addressing	1-6
1.7	Input/output port addressing	1-7
1.8	Power supply requirements and connections	1-8
1.9	Tuning the TV	1-9
1.10	Cassette interface adjustment	1-9
1.11	External connections	1-11
1.12	External socket assignments	1-12
1.13	Test points	1-13
1.14	Component list, circuit reference order	1-14
1.15	Component list, numerical order	1–16
1.16	Component changes for use outside the UK	1–19
1.17	Component and board layout	1-20

Rev 2.3 17 July 1981

Copyright 1981 Nascom Microcomputers

#### 1.1 Introduction

The Nascom 2 is an exceptionally flexible computer system, and can be set up to operate in a number of different ways. However, in order to ensure correct operation, it is important that the correct switch and wire link options are present to suit the user's application. Those who have bought their board ready-assembled should have had these options set by the supplier, and therefore need not dwell on this section initially. Those who have bought a kit, or who are planning changes to the hardware configuration of their system will find in this section details of how to select the mode of operation which they require.

The flexibility of the system means that there are a number of choices to be made. We recommend that you should read through the instructions which follow twice before proceeding with the configuration process, and that you should proceed through the steps methodically.

Please note particularly the following warnings:


- 1. Any error in matching the wiring of linkblocks 1-9 with the type of integrated circuit inserted in the associated socket will cause malfunction, and may cause damage.
- 2. Any incorrect external connection may cause both internal and external damage.

#### 3. \*\*\*\*\* MOST IMPORTANT \*\*\*\*\*

The keyboard must be connected ONLY to PL3, and UNDER NO CIRCUMSTANCES to PL2, which carries voltages capable of destroying the keyboard.

#### 1.2 Links/switches LSW1 and LSW2

Iwo areas on the extreme edge of the Nascom board contain links or switches which are used to select various run options for the computer. Either wire links or switches may be provided. The locations of these links or switches are shown below:



Note that where the user intends to change any of these links frequently it will be more convenient to take wires from the appropriate link pads to a front-panel switch (eg if baud rate for printers is to be changed frequently).

The functions of these switches can be summarised as follows:

Link/switch	Function	Link made /switch up	Link broken /switch down
LSW1/0	Memory wait	0 <b>n</b>	Off
LSW1/9	CPU clock select	Internal	Bus
LSW1/8	4K/8K Memory decode	8 K	4 K
LSW1/7	4K/8K Memory decode	8 K	4 K
LSW1/6	50/60Hz (625/525 ln)	50Hz/625line	60Hz/525 line
LSW1/5	Stop bits	1	2
LSW1/4	Restart address A15	0	1
LSW1/3	Restart address A14	0	1
LSW1/2	Restart address A13	0	1
LSW1/1	Restart address A12	0	1
Link/switch	Function	Link made /switch up	link broken /switch down
LSW2/0	CPU clock frequency	4 MHz	2 MHz
LSW2/9	Alpha/graphics select	Auto	Alpha only
LSW2/8	Port addressing	External	Internal
LSW2/7	Serial input device	Terminal	Cassette
LSW2/6	Receive speed	Extnl clock	TTY 110 baud
LSW2/5	Receive speed	Use LSW2/6	Use LSW2/4(cassette)
LSW2/4	Cassette receive speed	1200 baud	300 baud
LSW2/3	Transmit speed	Extnl clock	TTY 110 baud
LSW2/2	Transmit speed	Use LSW2/3	Use LSW2/1(cassette)
LSW2/1	Cassette transmit speed	1200 baud	300 baud

#### Link/switch functions

- 1. LSW1/1 to LSW1/4 select the restart address to which the computer will jump when power is applied or the reset button is pushed. Normally the links are all made (switches up) so that restart occurs in NAS-SYS. If, for example, the links LSW1/4, ESW1/3 and LSW1/2 were not made (switches down) and link LSW1/1 were made then on power-on or manual reset the computer would start up in BASIC, performing a cold start.
- 2. LSW1/5 selects the number of stop bits, which separate characters sent by the serial output interface. Normally only one stop bit will be required, except at 110 baud.
- 3. LSW1/6 permits selection between TV receivers operating on 50 Hz (625 lines) or 60 Hz (525 lines).
- 4. LSW1/7 and LSW1/8 allow the on-board memory in sockets 35 to 42 to be treated as one 8K, continuous block, or as 2 independent, 4K blocks. See also notes on the header plug, (section 1.3).
- 5. LSW1/9 allows for selection between the on-board processor clock (normal state) or a clock on the NAS-BUS.
- 6. LSW1/O allows an additional 'wait' state to be used with certain slower memory devices. It may be necessary to turn memory wait on when running BASIC at 4MHz.
- 7. ESW2/1 to LSW2/3 allow the switching of the serial input rate for a cassette or terminal. ESW2/2 selects whether the rate is to be set by LSW2/1 or LSW2/3. If LSW2/1 is selected, then ESW2/1 determines whether 1200, or 300 baud will be used. If LSW2/3 is selected, then ESW2/3 determines whether the standard 110 baud Teletype rate, or an external clock is to be used to control the speed of data transfer.


- 8. LSW2/4 to LSW2/6 perform similar functions for the receive data rate.
- 9. LSW2/7 selects whether the source of serial input is the cassette unit or a terminal.
- 10. LSW2/8 selects whether any external input/output ports are to be addressed. For a Nascom 2 in isolation only internal ports should be specified.
- 11. LSW2/9 selects whether the graphic characters can be used. If the graphics generator chip is not present the alpha only mode should be used.
- 12. LSW2/0 selects between a  $^4\text{MHz}$  and  $^2\text{MHz}$  clock speed for the microprocessor. Normally a  $^4\text{MHz}$  clock will be used.

The normal configuration for the switches when using a 4MHz clock, 1200 baud cassette tape and an 8k memory block is:

#### 1.3 LKS1 Header plug

It is recommended when altering the wiring of this header—that it should be left plugged into its socket during soldering. This avoids pins becoming displaced as a result of heating.

The header determines the address and type of the on-board memory contained in sockets 35 - 42 and 48. The functions of the connections on the pins are as follows:



- 1. Pin 1, MROM determines the address of the monitor ROM , IC34. It will normally be connected therefore to pin 16 of the header.
- 2. Pin 2 determines the address of the video and work area chips on the Mascom board, IC's 50 and 48 respectively. It will normally therefore be connected to pin 15 on the header.
- 3. Pin 8 determines the address to be used for IC43, the BASIC ROM. It is therefore connected normally to pin 9.
- 4. Pins 3 and 5 are used in conjunction with either pin 4 or pin 6 to allow read/write memory, RAM, to be used in the positions IC35 42.
- 5. Pin 4 determines the address of one of the 4K memory blocks A or B located in IC35-42. Pin 5 fulfills a similar function for the second block of memory. If the two 4 K blocks of memory have been specified as a contiguous block of 8K then both pin 4 and pin 6 are connected to the two appropriate address pins. The logic of the circuitry is such that block A, in IC35 IC38, will have the even block address ( C000 or E000 ), and block B, IC39 IC42, will have the odd block address ( B000 or D000 ).

6. Pin 7. XROM is used to enable one of the memory blocks for reading only, and is therefore used when 2708 EPROM's are located in the A block (IC35 - 38) and/or the B block (IC39 - 42).


The normal configuration of the header for a system with monitor and BASIC, but with no onboard memory in 1035-1042 would therefore be:

LSW1/7,8 down

(no connection)

If the sockets IC35 - IC42 are being used for 8 K of 2708 EPROM located at CO00 to DFFF (such as NAS-DIS and ZEAP) then the A block will have the CO00 starting address and the header will be as follows:

LSW1/7,8 up



(linked)

If 4K of 4118 RAM is required at location 1000 with 4K of 2708 EPROM at 0000 (using ZEAP, for example) then the header would be as follows:

LSW1/7,8 down




(no connection)

#### 1.4 Memory type linkblocks LKB 1-9

An additional 4 connections must be made for each of IC35 - IC42 and IC48. This is necessary in order to use either 2708 EPROM's or 4118 RAM's in these locations. These connections are made at the linkblocks 1-9. If terminal blocks are fitted it will be found most convenient to wire-wrap these connections, although soldered connections are quite satisfactory.

IC's 35 - 42 can be either 2708 EPROM's or 4118 RAM chips. The centre row of pins contains a common line which is either connected to the row nearer the centre, for 4118 RAM chips, or to the row nearer the edge of the board for 2708 EPROM chips, as shown below.



The actual functions performed by the individual connections are as follows:

Link	block	Socket pin	RAM	EPROM	4118	2708
5	pin	21	WRB	<b>-</b> 5V	WE	Vbb (-5V)
6		20	RDB	C2	0E	CS/WE
7		19	+51	+124		Vdd (+12V)
8		18	CS	ov	CS	PROGRAM

By selecting combinations of connections, it is possible to use certain other types of memory components.

The linkblock EKB9 for IC48 must also be linked in this way, but in this case the chip used is normally a 4118 for workspace RAM, and the block should be wired accordingly.

#### 1.5 Memory addressing

The Nascom 2 has been designed to allow complete flexibility in the use of different forms of memory — RAM, EPROM and ROM. However in the normal non-disc system the following allocation of memory on the main board is used:

0000 - 07FF NAS-SYS monitor program

0800 - OBFF Video display memory

0000 - OFFF Workspace, used by various standard programs

E000 - FFFF BASIC ROM

The remaining memory in locations 1000 to DFFF (52 K bytes) is available to the user. However, in order to avoid potential clashes in utility programs which may be developed in the future, it is suggested that the following areas should be reserved for the purposes indicated:

1000 - 8FFF General RAM space for user programs

9000 - 9fff Programmable graphics RAM or general RAM space

9800 - AFFF Colour graphics RAM or general RAM space

BOOO - B7FF Extensions to the operating system and/or NASPEN

B800 - BFFF NASPEN or other word processing

COOO - CFFF NAS-DIS or other disassembler/debug programs or

colour graphics control software

DOOO - DFFF ZEAP or other assembler type software

It should be emphasised that these are only recommendations, and it cannot be guaranteed that some alterations to these assignments may be required as a result of future developments.

#### 1.6 Video memory addressing

The video screen display is stored in memory locations 0800 to OBFF, and this may be accessed directly from programs to output or input data. This memory is organised as shown:

Margin	Start display line	end of line	Margin
OBCO(3008)	OBCA(3018)	0BF9(3065)	OBFF(3071)
0800(2048)	080A(2058)	0839(2105)	083F(2111)
0840(2112)	084A(2122)	0879(2169)	087F(2175)
0880(2176)	088A(2186)	0889(2233)	08BF(22 <i>5</i> 9)
0800(2240)	08CA(2250)	08F9(2297)	08FF(2303)
0900(2304)	090A(2314)	0939(2361)	093F(2367)
0940(2368)	097F(2378)	0979(2425)	097F(2431)
0980(2432)	098A(2442)	0989(2489)	09BF(2495)
0900(2496)	09CA(2506)	09F9(2553)	09FF(2559)
0A00(2560)	0A0A(2570)	0A39(2617)	0A3F(2 <b>623)</b>
0A40(2624)	0A4A(2634)	0A79(2681)	0A7F(2687)
0A80(2688)	0A8A(2698)	OAB9(2745)	OABF(2751)
OACO(2752)	OACA(2762)	OAF9(2809)	OAFF(2815)
0800(2816)	OBOA(2826)	OB39(2873)	OB3F(2879)
0840(2880)	OB4A(2890)	OB79(2937)	OB7F(2943)
0880(2944)	OB89(2954)	OBB9(3001)	OBBF(3007)

#### NOTE:-

The margin area is not displayed, and as the monitor affects these locations they should not be used.

The top line of the display is protected from scrolling, so that titles can be maintained on the screen. It can, however, be cleared using a 'clear screen' (CS, shift/backspace) or by a reset of the computer.

#### 1.7 Input/output port addressing

The subject of input and output is described in more detail in the input/output section of this manual (section 6). The allocation of input and output addresses used on the Nascom 2 board itself is as follows:

PORT	Output Bit	Input bit
P0 .	<ul> <li>7 Not available</li> <li>6 Not used</li> <li>5 Unused</li> <li>4 Tape drive LED</li> <li>3 Single step</li> <li>2 Unused</li> <li>1 Reset keyb'd count</li> <li>0 Clock keyb'd count</li> </ul>	7 Unused 6 Keyboard S6 5 Keyboard S3 4 Keyboard S5 3 Keyboard S4 2 Keyboard S0 1 Keyboard S2 0 Keyboard S1
P1	0 - 7 Data to UART (Serial port)	0 - 7 Data from BARY (Serial port)
P2	0 - 7 Not assigned	7 Data received from UART 6 UART TBR empty 5 Not assigned 4 Not assigned 3 F error on UART 2 P error on UART 1 O error on UART 0 Not assigned

PORI Used for

Р3	Not assigned	Not assigned
P4	PIO port A data input and	output
P5	PIO port B data input and	output
Р6	PIO port A control	
Р7	PIO port B control	

The PIO, IC19, although physically one component, contains two almost identical input/output ports, which are referred to as 'port A' and 'port B' of the PIO. They are assigned separate absolute addresses for access by the computer as shown above.

The remaining ports (P8 to PFF) can be used on expansion boards. If they are not present the link/switch LSW2/8 should be set for INTERNAL operation. If the ports are used, then it must be set to external.


#### 1.8 Power supply requirements and connections

The power supply requirements for a Nascom 2 board are as follows:

Voltage	Current	Connected to
+5 V	2 Amps max (typically 1.5 Amps)	TP 17
+12 V	250 mA max	TP 16
<b>-</b> 5 ¥	250 mA max	TP 14
-12 V	25 mA (for RS232 interface only)	TP 15
0 V		TP 13

#### Note:

- 1. These requirements are for the Nascom 2 board only, without expansion boards.
- 2. If the wires connecting the power supply unit to the CPU board are over 18 inches (45 cm) long, additional electrolytic decoupling capacitors should be fitted to all the supply lines on the CPU board.
- 3. Thick wires must be used for +5 V and 0 V to avoid voltage drops.
- 4. All supply voltages on the CPU board must be accurate to +/- 5%.
- 5. The Nascom 3 Amp power supply unit is available and is suitable for driving a Nascom 2 with at least 2 RAM boards. It provides +12 Volts at 1 Amp, +5 Volts at 3 Amps, -5 Volts at 0.5 Amps and -12 Volts at 0.5 Amps.
- 6. If a power supply which does not have voltage crossover protection—is to—be—used—then diodes should be connected as shown on the next page the 1N4001 is a suitable type to use. (The Nascom 3 Amp supply incorporates this protection already).



#### 1.9 Tuning the IV

The output from the modulator should be connected to the aerial socket of the IV. The power should then be turned on, and the IV tuned through the UHF band until the computer output becomes visible. There will be several points at which it is possible to obtain a picture.

#### 1.10 Cassette interface adjustment

The cassette interface is switchable to speeds of either 300 baud or 1200 baud. For speed of operation the 1200 baud rate is recommended — the main reasons for the 300 baud rate are for replay of tapes recorded at this rate and for operation with serial printers operating at 30 characters per second. It is also possible to use the cassette unit at 2400 baud, by linking TP4 to TP20 (transmit) and TP21 to TP5 (receive). Link/switches LSW2/2 and LSW2/3 should be in the upper position when using this 2400 baud option for transmitting, and link/switches LSW2/5 and LSW2/6 should be up for receiving at 2400 baud.

Connections between the cassette unit and computer should be made using screened cable. Iwo different output levels have been provided from the computer to the recorder - high, which provides 500 mV and low which provides 50 mV. On most recorders, it is preferable to use the microphone input and headphone/monitor/external speaker connection. It is also noted that some recorders produce better results when the high output from the computer is connected to the microphone input, even though this might not appear to be what one would expect.

The connections required are as follows:

Cassette output to Nascom - link to TP9 or PL2 pin 16.

Nascom output to cassette unit -

Connect to TP7 or PL2 pin 14 for low output. Connect to TP6 or PL2 pin 13 for high output.

The common (earth) connections should be linked to TP8 or PL2 pin 15 or PL2 pin 11 using the screen of the interconnecting cable.

To obtain optimum results from the tape recorder interface, it is necessary to adjust the potentiometer VR1. This can be done in two ways, depending on the availability of a multimeter.

#### 1. Without a meter

Set VR1 to mid range. This can be done by turning the adjusting screw 15 turns anti-clockwise, followed by 5 turns clockwise (since it is a 10 turn potentiometer).

Copy a single character into a block of memory using the M and € commands of NAS-SYS.

Enter X mode.

Dump data onto cassette for about 5 minutes at 300 band, using the T command from NAS-SYS.

Rewind the cassette. Set volume and tone controls to mid range.

Replay the data into memory using the L or V commands.

The incoming data will be written across the bottom line of the screen, and if it has not been corrupted, it will then disappear. Any errors will cause the lines concerned to be scrolled up the screen.

Ine cassette replay volume should now be adjusted to find the levels between which it can be set without data corruption. If there are problems, then the setting of VR1 should be altered by one turn and the procedure repeated.

Finally the whole procedure should be carried out at 1200 band to confirm correct operation at that speed.

#### 2. Use of a multimeter

Adjusting the cassette interface can be carried out more easily if a multimeter is available using the following procedure:

Temporarily connect TP6 to TP9.

Type R <ENTER> from NAS-SYS


Adjust VR1, so that the voltage reading on the meter is the same between IP19 and 0 Volts as between IP19 and +5 Volts. This has the effect of achieving an equal mark/space ratio on the signal.

Following this set-up procedure the correct operation of the computer can be confirmed by the 'ring around' test. Leave TP6 and TP9 connected and execute the NAS-SYS command, XO. It should now be possible to type one or two characters and see these automatically loop round echoing from output to input indefinitely. This test can always be used to confirm that the interface is fully operational.

following these tests remember to disconnect TP6 from TP9:

#### Acknowledgements

We would like to acknowledge the valuable suggestions made by many. Nascom users and dealers which have been incorporated in this manual.



#### 1.12 External Socket Assignments

The four main interconnection sockets are assigned as follows:-

refer to NASBUS functional specification

```
9 20mA LOOP IN
              1 DRIVE
PL2 (SERIAL)
               2 +5V
                                10 +12V
                               11 GND
               3 RS232 IN
               4 EXT TX CLOCK 12 20mA LOOP OUT
               5 EXT RX CLOCK 13 CASS. OUT HI
               6 RS232 OUT
                               14 CASS. OUT LO
               7 -12V
                                15 GND
                                16 CASS IN
               8 spare
                                 9 D4
PL3 (KEYBOARD) 1 DØ
                                10 RESET SWITCH
               2 +5V
               3 D1
                                11 D5
               4 NMLSW
                                12 IC24/2(QØ)
                                13 D6
               6 IC24/15 (Q5)
                              14 IC24/5 (Q1)
                                15 D7
               7 D3
               8 IC24/7 (Q2)
                                16 GND
                                14 NC
PL4
               1 B5
               2 B4
                                15 Al
                                16 GND
               3 B6
                                17 A2
               4 B3
               5 B7
                                18 GND
               6 B2
                                 19 A3
               7 ARDY
                                20 +5V
                                 21 A4
               8 B1
                                22 +5V
               9 BSTB
                                23 A5
              10 BØ
                                 24 A7
              11 ASTB
              12 BRDY
                                 25 A6
                                 26 NC
```


13 AØ


#### --- IMPORTANT ---

PL2 CARRIES ±12V RAILS; THE KEYBOARD MAY BE SERIOUSLY DAMAGED IF IT IS CONNECTED TO PL2.

#### 1.13 Test Points

POINT	PARAMETER	CCT. DIAGRAM SHEET
mo i	100Hz - 50zz - 7021 (2)	2
TP1	300Hz from IC31/3	2
TP2	1760 Hz from $IC21/1$ (see note (1))	2
TP3	Keyboard port Ø bit 7	2
TP4	Ext TX clock input	2
TP5	Ext Rx clock input	2
TP6	Cassette 500mV (HI) output	2
TP7	Cassette 50 mV (LO) output	2
T₽8	Ov for cassette 1/0	2
TP9	Cassette Input	2
TP10	Cassette Drive (see note (2))	2
TP11	Ov for video	4
TP12	video output signal	4
TP13	Ov	
TP14	-5v	
TP15	-12V PSU inputs	
TP16	+1 2 V	
TP17	+5V	
TP18	BUSRQ (Bus Request) NASBUS line 18	1
	<del>+ 5-1</del> 2	•
	+14	_
(1)	Actual Frequency 1748Hz	
(2)	Many has some the desires a malary.	





TP19	Cassette Schmitt output (Input signal after squaring)	2
TP20	38.4KHz (IC22/1)	2
TP21	38.4KHz from PLL (IC23/IC306)	2
TP22	VBLANK Vertical blanking signal from IC59/2	4
TP23	BLANKING Combined blanking signal from IC8/3	4
TP24	BAO / TEST from NASBUS line 16	1

IC	TYPE	LAYOUT REF,	INSERTED CHECK.	IC	TYPE	LAYOUT REF.	INSERTED CHECK.	R	TYPE	LAYOUT REF.	INSERTED CHECK
1	мк 3880 -4	59	( )	56	74504	.110	( )	34	470R	C2	( )
2	74LS257	WG	( )	57	74LS123	Б12	( )	35	2K7	C2	( )
3	81LS97	Tll	( )	58	74LS123	C10	( )	36	2K7	E2	()
4	81LS97	W8	( )	59	N2V/2	012	( )	37	lok	E2	( )
5	DP8304	W12	( )	60	74LSO0	KlO	( )	38	10K	E2	( )
6	74LSO4	U5	( )	61	74LS11	B14	( )	39	470R	U2	( )
7	81.LS97	17	( )	62	74LS157	R12	( )	40	10K	E2	( )
8	74LS08	R4	( )	63	74LS157	P9	( )	41	1.00	El	( )
9	N2DB	₩5	( )	64	74LS157	T12	( )	42	150R	C4	( )
10	74LS32	P5	( )	65	74LS165	J12	( )	43	4K7	С3	( )
11	74L514	№5	( )	6 <b>6</b>	NAS - A/N	Ml4	( )	44	10K	02	( )
12	74LS221	C7	( )	67	74LS273	.Q14	( )	45	1KO	02	( )
13	74LS74	E1.2	( )	68	74LS193	L12	( )	46	1KO	R2	( )
14	74LS74	P2	( )	69	74L\$32	R7	( )	47	110	R2	( )
15	74LS74	P4	( )	70	DP8304	W13	( )	48	1KO	E2	( )
16	74LS74	R5	( )	71	74LS13	м8	( )	49	1KÖ	D2	( )
17	74LS74	W4	( )					50	1KO	G2	( )
18	7406	U4	( )					51	1KO	F2	(),
19	MK 3881 -4	E9	( )	RESI	STORS			52	470R	R3	( )
20	6402	19	( )	R	TYPE	LAYOUT	INSERTED	53	1KO	F2	( )
21	4526B	J5	( )	κ	TIPE	REF.	CHECK	54	1ко	MIO	( )
22	4526B	м7	( )	ı	2K2	R3	( )	55	1KO	MlO	( )
23	MC 14046B	М4	( )	2	10K	U2	( )	56	10K	U2	( )
24	74LS378	F5	( )	3	lok	V2	( )	57	10K	V2	( )
25	81LS97	Ð5	( )	4	10K	т2	lò	58			
26	N2IO/1	P7		5	10K	T2		59			
27	4070 B	R5 _	( )	6	2K2	V2	( )	60			
28	4011 B	F7	( )	7	2K2	υ2	( )	61	15K	C12	( )
29	4013 B	J4	( )	8	2K2	т2	( )	62	<b>1</b> 0K	C12	( )
30	4520 B	н7	I i i	9	2K2	Ų2	( )	63	10K	H14	( )
31	4024 B	J7	( )	10	10K	D7	( )	64	820R	H13	( )
32	4049 UB	H4		11	10K	R2	( )	65	820R	H13	( )
33 34	4027 B NAS-SYS 1	F4 M18	( )	12	470R	R3	()	66	2K2	B18	( )
35	MK 4118**	U18		13	10K	М2	( )	67	*	B19	( )
36	MK 4118**	Q18		14	150R	Т2	( )	68	4K7*	B15	1 , ,
37	MK 4118**	P18		15	10K	V2	( )	69 70	4K7* 6K8*	B15	( )
38	MK 4118**	518		16	10K	V2	( )	70		B17	( )
-39	MK 4118**	L18		17	470R	L10	( )	71	220R 68R	B18	( )
40	MK 4118**	J18		18	10K	т2	( )	72 73	560R	B18	( )
41	MK 4118**	118	( )	19	47K	K2	( )	73 74	10K	D12	
42	MK 4118 * *	G18	( )	20	47K	<u>B</u> 2	()	75	10K	D12	
43	MK 36271	V18	( )	21	4K7	В2	( )	76	68R*	B18	
44	74LS10	G10	( )	22	560R	C2	( )	77	2K7	P11	
45	DP8304	W15	( )	23	390K	<b>H</b> 2	( )	78	""'	***	` ′
46	74LS155	N16	( )	24	22K	Н2	( )	79	ļ	<u> </u>	
47	N2MD/3	W10	( )	25	100K	Н2	( )	80		1	
i 48	MK 4118	F18	( )	26	1MO	н3	( )	81	10K	В7	
49	74LS193	G12	( )	27	100K	Н3	( )	82	IK2	Pll	( )
50	MK 4118	Т14	( )	26	47K	L2	( )	83	220R	Llo	( )
51	74LS163	Rll	( )	29	47K	L2	( )	84	22R	MlO	( )
52	74LS163	D14	( )	30	100K	M2	( )	85	33R	Llo	( )
53	74LS161	ElO	( )	31	47K	L2		86 87	2K2 82OR	Llo	( )
54	NAS - GRA**	J14	( )	32	390K	L2	( )			<u> </u>	17:4
55	74LS13	F14	( )	33	1KO	C2	( )	* 11	ndicates  fferent	the possib	ility of a see Section 1.15
		ŀ	1			1	<u> </u>	<u>, "</u>			

<sup>\*\*</sup> OPTIONAL.

\*\*\* See construction notes

CAPACITORS

CAPA	CAPACITORS ZENER DIODES										
С	TYPE	LAYOUT REF.	INSERTED CHECK	DC	ТҮРЕ	LAYOUT	INSERTED CHECK	ŹD		AYOUT REF	INSERTED CHECK
1	lnF	C7	( )	23	10nF	к7	( )	1	BZY88C6V2	B15	( )
2	68uF	S2	( )	24	, "	17	( )	<u></u>	<u></u> .	<u></u>	
3	68uF	M2	( )	25	. "	G7	( )	LIG	HT EMITTING D	IODES (	LED)
4	2 • 2uF	X18	( )	26	11	E7	( )	1	TIL 209	S4	( )
5	33pF	P14	( )	27	TF.	Y8	( )	2	11	D4	
6				28		Y10	( )			İ	1
7 .	10-7	53		29	"	V10	( )	G A W	IABLE RESISTO	(ਰਾਮ) ਕ	
· 8	10nF 10nF	B3 F2	( )	30 31		N8 Xll	( )	¥74.14	TABLE RESTOR	<u> </u>	· · · · · · · · · · · · · · · · · · ·
10	100pF	G2	( )	32		Vli	( )	1	10K Linear	B8	( )
11	100pF	L2		33		S11	( )			<u> </u>	<del></del>
12	2 · 2 u F	M2	( )	34	u	Hll	lici	CRY	STAL (XT)		
13	lnF	ĎЗ	( )	35		F10	( )	1	16 MHz	н14	( )
14	2 • 2 u F	X16	( )	36	"	D11	( )	<u> </u>	<u> </u>		
ù5	100pF	G5	( )	37.	,,	Y12	( )	MOD	ULATOR (VIDEO	) (MD)	
16		j	į	38	*11	U <b>12</b>	( )	1	ASTEC	D17	( )
17				39	н	S12	( )	1	UM1111E36*	) I '	' '
18	2 • 2 u F	X17	( )	40	I <del>†</del>	P12	( ):				<u> </u>
19	68uF	011	( )	41	"	м12	( )	DIL	/TIL SWITCHES	(LSW) *	· '
20	33pF	B7 C13	( )	42	"	K12	( )	1	Erg 10 way	Х2	( )
21 22	47nF lnF	B12	( )	43	" "	F12	( )		SPST		` '
23	47nF	I13	( )	44 45		D12 N14	( )	2	Erg 10 way	12	( )
24	330pF.	113	( )	46		Y15	( )	L	SPDI		
25	330pf	Ell	( )	47		S14	( )	T.TN	K BLOCKS (LKB	1	
26	100pF	D11	( )	48	"	L13	( )		L DECEMB (LIKE	,	<del></del>
27	lnF	C11	( )	49		G14		1		U16	
28	10uF	P15	( )	50	**	E14	( )	2	B	R16	( )
29	10uF	B11	( )	51	'n	C14	( )	3 4	Each of these is	P16 \$16	
30	10uF	x18	( )	52	n .	B17	( )	5	made up from 3 sets		
				53	"	C17	( )	6	of 4 pin	J16	
DECC	OUPLING CAPAC	TMADC		54	"	V16	( )	7	plugs (27 in all)	116	
OECC	MPHING CAPAC	TIORS		55	"	T16	( )	8	,	н16	( )
1	10nF	X4	( )	56	# T	Q16	( )	9		F16	( )
2	"	V4	( )	57	**	M16	( )	⊩		!	
3	] "	S4	<b>!</b> ( )	58 59	" "	K16 J16	( )	PLU	GS (PL)		
4 5	]	Q4 Q2	( )	60		G16		1	77 way edge	Ylo	
6	, ,,	04		Ľ				2	re hiu bina	в3	( )
7		K4		TRA	NSISTORS			3	11	в6	( )
8		14				S3	( )	4	26 pin plug	BlO	( )
9	<u> </u> "	G4	( )	2	T39	F2	( )	<u></u>		[	<u>.l</u>
10	<u> </u> "	Х6	( )	3	BC 238	В4	( )	CAB	LE ASSEMBLIES	(CBS)	
11	1 "	<b>V</b> 5		4	2N3904	₿17	( )	1	16 way Double	e ended	·····
12	"	85	( )	5	2N39O6	011	( )	2	16 way Single	e ended	
13	<u> </u> "	Q5	( )	┡		l		3	26 way Single	e ended	
14	"	N5	( )	DIO	DES			┕	<u></u>		
15	] "	K5	( )	1	1N4148	N2	( )	*	In some kits	these s	witches
16 17		I5 C5		2		C2	( )	1	are omitted,	and wir	e links
17 18	i	G5 E5	( )	3	"	D2	( )	ĺ	should be sub described in		
18 19	,,	¥7	( )	4	"	C4	( )	1			
20		s7		5	1N4001	X19	( )	ĺ			
21	,	07	( )	6 7	",	X19	( )	1			
22	,,	พ7		8	, " , "	X15 X16	( )	1			
Ĺ				Ľ	<u> </u>		<u> </u>	1			

NO. USED	TYPE	PINS	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
MOS I	C's (see hand	dling ir	structions)		
1	4011B	14	IC 28	Quad 2-input NAND Gate	( )
1	4013B	14	IC 29	Dual D-type flip/flop	( )
1	4024B	14	IC 31	7 stage binary ripple counter	( )
1	4027B	16	IC 33	Dual J-K flip/flop	( )
1	4049UB	16	IC 32	Hex inverting buffer	
1	4070B	14	IC 27	Quad 2-input EOR Gate	
1	4520B	16	IC 30	Dual 4 bit binary up counter	
2	4526B	16	IC 21,22	Programmable N counter	
1	6402	40	JC 20	UART (for Serial I/O) (CMOS)	l ( )
1	MC 14046B	16	IC 23	Micropower PLL	( )
1	MK 3880-4	40	IC 1	z80A CPU	( )
1	MK 3881-4	40	IC 19	Z8OA PIO	( )
10	MK 4118	24	IC 35-42,48, & 50	RAM (1K x 8)	( )
MEMOR	Y IC's (ROMS)				
1	7602-5	16	IC 47	Open Collector 32 x 8 PROM (N2MD)	( )
2	7603-5	16	IC 26,59	Tristate 32 x 8 PROM (N2IO and N2V)	l ; ;
1	7611-5	16	IC 9	Tristate 256 x 4 PROM (N2DB)	i i
1	NAS-SYS	24	IC 34	ROM 2K x 8 NAS-SYS Monitor	
1	NAS-GRA *	24	IC 54	ROM 2K x 8 Std. Graphics Character Gen.	
1	NAS A/N	24	IC 66	ROM 2K x 8 Std. Alpha/Num.Character Gen.	i i
1	MK 36271	24	IC 43	ROM 8K x 8 NASCOM 8K BASIC	( )
	*optional	<del>                                     </del>			
TTL I	C's			•	
1	74LS00	14	IC 60	Quad 2-input NAND Gate	( )
1	74LS04	14	IC 6	Hex Inverter	( )
1	74504	14	IC 56	Hex Inverter (High Speed)	( )
1	74:6	14	IC 18	Hex Inverter (Open Collector)	( )
1	74LS08	14	IC 8	Quad 2-input AND Gate	( )
1	74LS10	14	IC 44	Triple 3-input NAND Gate	( )
1	74LS11	14	IC 61	Triple 3-input AND Gate	( )
1	74LS14	14	IC 11	Hex Schmitt Trigger Inverter	( )
2	746313	14	IC 55,71	Dual 4-input NAND Gate	( )
2	74LS32	14	IC 10, 69	Quad 2-input OR Gate	( )
5	74LS74	14	IC 13-17	Dual D-type flip/flop	( )
2	74LS123	16	IC 57,58	Dual Retriggerable Monostable	( )
1	74LS155	16	IC 46	Dual 1-of-4 Decoder	( )
3	74LS157	16	IC 62-64	Quad 2-input Multiplexer (or 74LS257)	( )
1	74LS161	16	IC 53	4 bit binary counter	( )
2	74LS163	16	1C 51,52	4 bit binary counter (OR 74LS161)	( )
1	74LS165	16	IC 65	8 bit PISO Shift Register	( )
2	74LS193	16	IC 49, 68	4 bit up/down binary counter	( )
1	74LS221	16	IC 12	Dual Monostable	( )
1	74LS257	16	IC 2	Quad 2-input Multiplexer	( )
1	74LS273	20	IC 67	Octal D-type flip/flop	( )
1	74LS378	1.6	IC 24	Hex D-type flip/flop (OR AMD25LSO7)	( )
4	81LS97	20	IC 3,4,7,25	Hex buffer (IC's 3,4,25 may be 81LS95)	( )
3	DP 8304	20	IC 5,45,70	Hex bi-directional buffer (OR 1NS8203)	( )

NO. USED	TYPE	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
TRANSI	STORS and DI	ODES		
1	2N39O4	TR,4,	NPN TRANSISTOR	( )
1	2N3906	TR.5.	PNP TRANSISTOR	( )
1	BC 248	TR.3.	NPN TRANSISTOR	( )
2	259	TR.1,2.	PNP TRANSISTOR	( )
4	1N4001	D5-8.	DIODE	( )
4	1N4148	D1-4.	DIODE	( )
1	BZY88C6V2	ZD.1.	ZENER DIODE (6.2V)	
2	T1L209	LED.1,2.	RED Light Emitting Diode	( )
RESIST	ORS			
1	22R	R 84	R/R/Bk	( )
1	33R	R 85	0/0/Bk	( )
2	68R	R 72, 76	Bl/Gr/Bk	( )
2	150R	R 14, 42	Br/Gn/Br	( )
2	220R	R 71, 83	R/R/Br	( )
5	470R	R 12, 17,34,39, & 52	Y/V/Br	( )
2	560R	R 22, 73	Gn/Bl/Br	( )
3	820R	R 64, 65, 87	Gy/R/Br	( )
11	1KO	R 33, 45-51, 53-55	Br/Bk/R	( ) ·
1	1K2	R 82	Br/R/R	( )
7	2K2	R 1, 6-9,66,86	R/R/R	( )
3	2K7	R 35, 36, 77	R/V/R	( )
4	4K7	R 21, 43, 68, 69		( )
1	6K8	R 70	B1/Gy/R	( )
21	10K	R 2-5,10,11,13,	Br/Ek/O	( )
21	·	15,16,18,37,38, 40,44,56,57,62,		
_	3.54	63,74,75,81	Br/Gn/O	( )
1	15K	R 61		( )
1	22K	R 24	R/R/O	( )
5	47K	R 19,20,28,29,	Y/V/O	
3	100K	R 25, 27,30	Br/Bk/Y	( )
2	390K	R 23, 32	O/W/Y	( )
2	1MO	R 26, 41	Br/Bk/Gn	( )
	ABLE RESISTOR	1		( )
1	10K	VR.1.	Linear Potentiometer type 43p.	, , , , , , , , , , , , , , , , , , ,
CAPA	CITORS	 		
2	33pF	C 5,20	Ceramic	( )
4	100pF	C 10,11,15,26	Ceramic	( )
2	330pF	C 24,25		( )
4	lnF	C 1,13,22,27	Ceramic	( )
62	10nF	C 8,9,DC1-60	Ceramic	( )
			Ceramic DC indicates DECOUPLING CAPACITOR	( )
2	47nF	C 21, 23	Ceramic	( )
4	2 -2uF	C 4,12,14,18	Tantalum Bead (15 volt)	( )
3	10uF	C 28,29,30	Tantalum Bead (15 volt)	( )
3	68uF	C2, 3, 19	Tantalum Bead ( 6 volt)	( )
ıc s	OCKETS			
=	PINS			
3	40			( )
14	24			
8	20			( )
26	16			ļ
21	14	I	i	( )

KEYBOARD

K	EYBOARD	·		
	O. SED	CIRCUIT REF.	DESCRIPTION	OBTAINED CHECK
	1	KBD	Built and tested solid state keyboard with 57 keys and associated circuit on PCB.	( )
	1		Switch to be added to above.	( )
:	1		Keytop marked 'RS' or 'Reset' for Reset function	( )
M	ISCELLAN	EOUS		
;	1		12" x 8" Double sided PCB with through hole plating and solder resist on both sides, yellow silk screen legend on the component side and a gold plated edge connector on the other side.	( )
:	1		16 MHz Xtal	( )
2	7	LKB.1-4	4 pin plugs for Linkblocks	( )
:	2	PL 2,3	16 pin plugs	( )
:	1	PL 4	24 pin plug	( )
=	1	LSW 1 *	DIL 10 way SPST Switch	( )
;	1	LSW 2 *	TIL 10 way SPDT Switch	( )
=	ı	MDl	ASTEC UHF Modulator UM1111E36 (or type UM1231 for France	
=	l		16 way double ended ribbon cable assy for PL3-KBD	( )
:	L		16 way single ended ribbon cable assy for PL2	( )
3	L		26 way single ended ribbon cable assy for PL4	( ) .
24	4	TP1-24	Solder pins push fit in 1 mm dia.hole (for video, cassette connections etc.)	( )
]	L		Phono Plug	( )
]	l		Belling Lee Co-ax Plug (for 1V)	( )
2	2 metres		Co-ax Cable to TV set aerial skt.	( )
10	) metres		22 Gauge Solder	( )

<sup>\*</sup> These switches may be omitted from kits, in which case wire links are used in their place as detailed in the manual.

#### 1.16 Component changes for use outside UK

#### CHANGES FOR VHF 60Hz TV FIELD SYSTEMS

(USA, Japan etc.)

R68 6K8 REPLACES 4K7

MD1 UM1082A3 " UM1111E36

#### CHANGES FOR POSITIVE MODULATION (UHF) TV SYSTEMS

(France etc.)

R67	1K0	ADDED
R76	2KO	REPLACES 68R
R70	2K4	" 6K8
R68, 69	3K9	" 4K7

MD1 UM1231 " UM1111E36

#### ABCDEFGH K N 1 2 3 4 5 6 7 8 9 10 23456789 1₽1**₽**₽ IC24 DC14 DC 15 验 **UART** PIO R55 R83 R83 R854 R85 R85 IC56 10 ]C25 12 13 14 15 16 17 18 19 20 2 2 2 2 3 3 3 IC68 ALPHA **GRAPHICS** 13 C21[ -RES IC66 IC46 LKB6 0058 9930 **LKB7** 000 DC55 16 MON ITOR **B**5 NOT 2708 **B6 B7 B8** 18 E - R67-E € TP12TP11

11

A B C D E F G H I J K L M

IC42 BB

IC4187

IC4ØB6

IC3985

IL34 MON

MD1

19

20

### O P Q R S T U V W X Y

