





--~









D5-7: 4 x 1N4001

NASCOM 2-Power Distribution

Issue 8 Sht 5 of 5 Drawn Apr Checked Revisions: Drawing no.

Drawing no. 022 - 405

Nascom Microcomputers

7.2 Contents of decode ROM's

1/0	##6000. FF FF FF FE FB F7 #\$1EE1)	FF	FF	FF	FF	FF	FD	EΓ	DF	7.F	FF FF	FF FF	FF F:	FF FC	N2 I 0/1 tristate or open collector
V	\$ABBBB. FD FC FF FF FF FF \$S1FD1,	FF	FF FF	FF FF	FF FF	FF FF	FF FF	FF FF	FF FF	FF.	FD FF	FD FF	FD FT	FF FC	N2V/2H tristate
01:	\$A0000, 01 00 03 03 03 03 \$S0051,	8 03 8 03	0 3	03 03	03 03	03 03	0 3	03 93	0 3	Ø1 Ø3	01 03	01 03	01 00	03 01	<u>N2V/2L</u> tristate
MD	\$A0000, FE FD FE FF FF FF \$S1CE5,	FF FF	F7 FF	F7 FF	FF EF	FF EF	FF DF	FF DF	FF E:F	FF BF	FF 7F	FF 7F	FF 7F	FF 7F	N2MD/3 open collector (binary listing in text)
DB or:	\$80000, F O F C C F C F C C F C F C C F C F C C F C F C	F	F 1 F 1 F 1 F 1	0 F F F F F F			0 6		000000						N2DB/3H tristate ('H' version leaves unused output bits high)
	*R0080, E C E C E C E C				E		9 E C E C E C E C E C E C E C E C E C E		C E E						, ,
	7474	7 6 7 6 7 6	7 5 7 5	7		7777777777	4 5 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	5	55555555						N2DB/3L tristate ('L' version leaves unused output bits low)
	6 4 6 4 6 4 6 4 6 4 6 4	6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	6 6 6 6 6 6 6 6 6	6666666	6 1 6 1 6 4 6 4 6 4	888888	4 6 4 6 4 6 4 6 4 6 6	4 6 6 6	44440000						

7.3 Relationship between N2MD PROM and link pins

It can be seen from circuit diagrams 3 and 4, that all on board memory (ICs 35;42, 48 and 50) is connected to address lines AØ to A9 which corresponds to ØØØØ - Ø3FFH or 1R of addresses. Additionally the MONITOR ROM is connected to AØ to A1Ø and the BASIC ROM to AØ to A12. The memory devices are enabled one at a time by means of a chip select or chip enable input, CS/CE (active low) which permits memory to be addressed at locations other than ØØØØH - Ø7FFH. The chip select function is performed by the N2MD PROM (IC47) in conjunction with the 16pin header plug (LKS1), IC6, IC46,IC69 and switches LSW1/7 and 8.

The MD PROM has 5 inputs (plus active low chip select) which are decoded by internal program, into 32 eight bit patterns, one for each combination of the input. The eight output lines are connected to one side of the 16 pin header. The outputs available from the N2MD PROM are as follows:-

		N2MD PROM														
		INPUT							OUT-PUT BIT PATTERN							
		A15	A14	A13	A12	A11	(XXXXX DECODE)	D7	D6	D5	D4	D3	D2	Ð1	DØ	NORMAL USE
9999H 97FFH	_	ø	ø	g	ø	ø	(Ø Low Half)	1	1	1	1	1	. 1	1	ø	MROM (2K MONITOR ROM)
9899 н	_	ø	ø	ø	ø	1		1	1	1	1	1	1	g	1	WRAM (2K WORKSPACE RAM)
ØFFFH		ſ		•	·		(Ø High Half)									WORRDFACE RAIT
> MAM		<i>-</i> ~	~	Ø	,	αn	•	1	1	1	1	1	Ø	1	17	4K USER RAM
1 <i>9</i> 19н 1 FFFH	- ((ø	ø Ø	ø	1 1	$_{1}^{g}$	(1)	ì	î	ī	í	ī	Ø	Ţľ	1)	(BLKA + RAMG1)
2009н	_	€ø	ø	1	ø	$\binom{g}{1}$	(2)	1 1	1 1	1 1	1 1	g g	1 1	1 1	$\frac{1}{1}$	4K USER RAM (BLKB + RAM G2)
2FFFH		(ø	Ø	1	Ø			_	_	_	-	•			1	(DIRD RAPI G2)
		Ø Ø	Ø Ø	1 1	1 1	Ø 1	(3)	1 1	1 1	1 1	1 1	1 1	1 1	1 1	1	
		ø	1	g	ø	g	(4)	1	1	1	1	1	1	1	1	
		Ø	1	ø	Ø	1	(4)	1	1	1	1	1	1	1	1	
		Ø Ø	1 1	g g	1	ø 1	(5)	1 1	1	1 1	1 1	1 1	1 1	1	1 1	
		ģ	1	1	ø	Ģ.	(6)	1	1	1	1	1	1	1	1	
		ģ	ī	ī	ø	ì	(6)	1	1	1	1	1	1	1	1	
		à. À	1 1	1	1 1	Ø 1	(7)	1	1 1	1 1	1 1	1 1	1 1	1 1	1 1	
		1	ø	ø	ø	ø	(0)	1	1	1	1	1	1	1	1	
		ī	ğ	ø	ø	ĺ	(8)	1	1	1	1	1	1	1	1	
		1	Ø	ø	1	Ø	(9)	1	1	1	1	1	1	1	1	
		1	Ø	ø	1	1		1	1	. 1	1	1	1	1	1	
		1	ø	1	ø	ø	(A)	1	1	1	1	1	1	1	1	
		1	Ø	1	Ø	1		1	1	1	1	1	1	1	1	47 40305 500
вøøø# Вгггн	-]]	Ø	1 1	1 1	$\binom{g}{1}$	(B)	1 1	1	1	ø	1 1	1 1	1	$\binom{1}{1}$	4K SPARE FOR EPROM
СФФФН	_	1	1	ø	ø	ø }	(c)	1	1	ø	1 1	1 1	1 1	1	$\binom{1}{1}$	4k SPARE FOR EPROM
CFFFH		1	1	Ø	Ø			1	1 ~	,	_	_	_		1)	
DØØØH DFFFH	-	1 1	1 1	g g	1 1	g }	(D)	1 1	ða Sa	1 1	1	1 1	1 1	1 1	i}	4K SPARE FOR EPROM
ЕЙЙЙН		1	1	1	ø	Ø ¬	(E)	ø	1	1	1	1	1	1	1)	BROM
		1	1	1	ø	1)	(E) (F)	ø	1	1	1	1	1	1	را 1	8K BASIC
		1	1	1	1	ø٦	(1)	Ø	1	1	1	1	1	1	1	ROM
FFFFH		1	1	1	1	1)		ø	1	1	1	1	1	1	IJ	
							PIN NAS ON		1:							
								9	10	11	12	13	14	15	16	

