nm


NASCOM FLOAT AND STEP DISPLAY TESTER MK. THY


PURCHASING AND PCB DESIGNE INFORMATION.


DISTRIBUTION : P.C.B. LAYOUT DESIGNER (WITH ORIG. PHOTO'S AND MK.II PROTOTYPE)


D.R. Washen. 30,10.78.

ISSUE 2 : AMENDED TO 14,5,79. A.









	DESIGNATION	No. off	TYPE AND DESCRIPTION
	IC.1-6	6 ×	TIL 311 (Texas) HEXADECIMAL DISPLAY
			or: RS.586-734 (£7.05)
	IC.7,8	2 ×	7407 or 7417 HEX O/C BUFFER
	IC. 9	×	74 LS 132 QUAD 2-IN SCHMIT MANEG
	IC. 10	×	74 LS 32 QUAC 2-IN OR GATE.
	IC. 11	l×	74 LS 02 QUAD 2-IN NOR GATE.
	IC.12	1 ×	74 LS 74 DUAL D FUR- FLOP.
	I C. 13	1 ×	555 TIMER
	TF. 1	×	BC 107 or NAS 1-03: NPN TRANSISTOR.
	LED.1	1 ×	TIL 209: 0.125" RED LED.
	D.I	1 ×	IN4001 or IN4002: DIODE,
			y v a
	(for SW.1-8)) ×	LOW PROFILE 16 WAY IC. SOURET.
	(for IC.1-17	15×	LOW PROFILE 14 WAY IC. SOCKET
	-& RN.1-3	3)	
	Con IC.13) 1×	LOW PROFILE 8 WAY IC. SOCHET.
	SKT. 1		VERO 14-0996F: 42 WAY FCB, 50G
			LONNECTER WITH MINIWRAP PINS.
	(for SKT. 1)	2×	
_	(ditto)	2×	0.125" (or3 mm) Bout, 0.375" (or 10 mm) Lonca
	(")	2×	NUT (FOR ABOVE).
	(11)	4×	
	(")	2 -	SPRING OR STAR WASHER (FOR AROVE).
	Ū		X48
	(PRORE)	>	RS. 423-778: RED PROBE (\$0.5)
	(ditto.)	6"	RS. 357-081: YELLOW EXTRA-FLEXIBLE
	•		(\$1.09 for 25m.)
	(for Ap-Assfor	msr.1) 2m	A = =
	•		WIRE, (RS. 357-716 FOR 500g, REEL).
			DRW/781025 SHT. 4
	•		TESTER MK. III (+12
-			COMPONENT LICT

DESIGNATION	No. OFF	TYPE AND DESCRIPTION
Sw.1-8	l ×	ERG SPECTRA DIL'SWITCH TYPE SDS 8.
		(8 WAY SINGLE THROW DIL, SWITCH; \$88 perl
		- from : Apex, Famell, Intel, Lock, Roxburg
		or: RS. 339-702 (\$1.63).
Sw. 9	1 ×	OSMOR PCB. MOUNTING PUSH BUTTON
		SWITCH, 0.6" SQUARE; WHITE, WITH BLACK LEGEND: PREFERABLY 'STEP' (OTHERM
		'S' OR BLANK)
sw. 10	l ×	ditto. but RED, WITH WHITE LEGGE
		PREFERENT 'RESET' (OTHERWSE'R'OR BURNIT).
(PCB)	l×	PRINTED CIRCUIT BOTTED; 8" ×8"
		DOUBLE SIDED, THROUGH-HOLE-PUR
. ***		SOLDER RESIST BOTH SIDES, SILH SIR
•	•	PRINTED (YELLOW), GTOLD PLATED FINLER
		ON SOLDER SIDE, SLOTTED, ETC
		(AS PER NASCO GENERAL SAEZ)
(Test foints)	72 ×	(RS. 433-854: AS USED ON NASO -1
G. 30 (cm. 1)		SINGRE SIDED 0.04" DIA TERMINALA
RN.1-3.	3 ×	RS. 140-063: 47K RESISTOR NETWORK (Or from BECKMAN - No FUNTHER INFORMATION).
VR.I	\ ×	RS. 185-498 : IM CERMET OFEN
	•	MINIATURE FOTENTIOMETER.
R.1-3	3×	RS, 147-597: 1RO 0.5W METAL
		FILM RESISTOR (\$0:39 for 10).
R.4	١×	75R RESISTOR, 50%, 0.25 W.
R (5-11	7×	150 R " ""
	TE	Brw/781025 SHT.5 BTER MH. III (281

;) }:

DESIGNATION	No OFF.	TYPE	- ANO	OFFICE!	P TION	
R.12-23	12×	560 R	RESISTON	e, 500,	0.25	d.
R. 24-27	4×	IKO	u	L	. h	
R. 28-34	ラ×	10K	11	41	u	
R. 35	\ ×	10 M	11	K	11	
C.1-4	4× ·	10 mF	., ISV (or more)	Tanra	Lum
c.5-14	10×	_	DISC C			

NOTE


IC. 14 215 (AND SOCKETS) NOT REQUIRED AT APESENT &...


(WIRING PROMSED IN CASE USEFUL IN FUTURE FOR

16 BIT MPU'S, GRAPHLY BMS, ETC.).

DRW/781025 SHT. 6 (06.12)

TESTER MK III





NOTE: ICI/4 = ICI PIN 4.

DRW/781025 SHT. 8.

TESTER MK. III

(of 12)

THE REMAINDER OF THE CIRCUIT DIAGRAM IS IN :
TABLER FORM: - (ALL ITEMS ON A LINE ARE LINNECTED)

VLED, IC.1/1, IC.2/1, IC.3/1, IC.4/1, IC.5/1,
VLED, IC.6/1, IC.14/1, IC.15/1.
VCC, IC.1/14, IC 2/14, IC.3/14, IC.4/14, IC.5/14.
VCC, IC.6/14, IC.7/14, IC.8/14, IC.9/14, IC.16/14,
VCC, IC.6/14, IC.12/14, IC.13/8, IC.14/14, IC.15/14
GND, IC.1/7, IC.12/7, IC.3/7, IC.4/7, IC.5/7,
GND, IC.6/7, IC.7/7, IC.8/7, IC.9/7, IC.10/7,
GND, IC.11/7, IC.12/7, IC.13/1, IC.14/7, IC.15/7.
VCC, RN 1/14, RN 2/14, RN 3/14.

TETPOINT PL. 1 GND. 1,2,3,4 CLOCK 5	SK. 1 40,42,43 38	OTHER CONNECTIONS (See above) IC, 12/3, IC, 12/11.	* (See Sheet 11
RAMDIS 9			
RESET SW. 10			
NAScom MEM		R.9	
NASCOM IO 12		R.10	*** * * **
DBDR 13			. •
RESET 14	34	IC,8/3, R.8	· ·.
HALT 15	31	IC.8/9.	
BUSAK 16,17	36	IC.8/13.	
Buska 18	35	IC. 8/11, R.7	
IEI/IE0 19,20			
INT 22	33	Ic. 8/1	
WAIT 23	32	IC. 8/5, R.4	

NE: FOR RESISTOR CONFIGURATION CROSS CHECK THE PROVE WITH SHT. 7 & 8

ORW/781025.5HT.9

TESTER MH, III

(+8-12

TEST POINT	PLII	SHI	DTHER CONNECTIONS
RESH	24	30	IC. 7/13, IC. 11/9, RN.3/7.
mi	25	28	IC. 7/11, IC. 11/11, RN. 3/8.
IORR	26	29	Ic, 7/3, RN,3/9.
MREQ	27	27	IC.7/1, IC. 10/9, RN.3/10.
WR	28	26	IC, 7/9, RN,3/11.
RD	29 '	25	Ic. 7/5, Ic. 10/12, RN.3/1
A O	3 <i>0</i>	21	IC. 4/3, RN. 1/1.
AI	31	23	IC. 4/2, RN. 1/2.
A2	32	24,39	Ic. 4/13, RN. 1/3, LK.2.
A3	33	22	IC. 4/12, RN, 1/4,
A4	34	19	FC, 3/3, RN. 1/5
As	35	18	Ic. 3/2 , RN. 1/6
A6 .	36	17	IC. 3/13, RN. 1/7
A7	37-	16	Ic. 3/12, RN. 1/8
. A8	38	15	Ic. 2/3, RN.1/9
A9	39	12	FC. 2/2, RN.1/10
Alo	40	14	IC. 2/13, RN. 1/11
An	५(13	Ic. 2/12, RN.1/12
Alz	42	9	Ic. 1/3, RN.1/13
A13	43	10	Ec. 1/2, RN.3/4
Ale	ley	11	IC. 1/13, RN.3/5.
A15	45	20	IC.1/12, RN.3/6
D.O	50	1	IC.6/3, RN.2/1.
DI	51	2	IC. 6/2, RN. 2/2
D2	52	4	IC. 6/13, RN. 2/3
D3	53	6	IC. 6 /12, RN. 2/4
D4	54	5	IC.5/3, RN, 2/5
D5	55	3	IC.5/2, AN. 2/6


DRW/781025 SHR-10 (0812

TESTER MIT, III


CIRCINIT YMIT'N

ALL OTHER COMPONENTS: 0.04." (SKT. 1 MOUNTING HOLES: 0:125"m COMPONENT LEAD SPACINGS :-R.1-3, D1: 0.7" LK.182 THUS : OTHER R'S: 0.5" ALL CAPACITORS: 0.2 : 0-1" LED. IC. SOCKETS AND SW.1-8 : 0.3" × 0.1" works. ADDITIONAL 0.0 HOLE FOR (MAY BE ROTATED) SW. 9 & 10 Trus: A BOTH PARS CONNECTED TO WIFER. SKT. 1 THUS: (PIN43) TWO HOURS 0.125" DIAMETER 1.55 "APPROX. 4 6 Hauss TO EDGE OF BOTARD. (I.E. ATO 1" SPACEME BOTTOM ED OF BOT SPACING CONNECTOR NO NEED FOR HOLE IN THIS POSITION (SK.1/37) NB: CONNECTOR ON PROTOTIFE
IS NOT AS AROVE
-IT IS 0 2" SHORTER]. 10TEL: ALL HOLES FOR IC. SOCKETS BENEATH IC. 1-6 TO ... BE DRILLED. (DESPITE MISSING PINS ON TIL 341). NOTE 2: ALL VIEWS ABOVE ARE FROM THE SOLDER SIDE WITH THE PCB EDGE CONNECTOR ON THE LEFT. NOTE 3: FOR COMMENTS ON PROTOTYFALL AREA AND TEST FOINT POZITUONING SEE SHT. 2 DRW/781025 SHT.

TESTER MK. III




TESTER MK II




TELTER MIK II

A

25.10.73. (IN 12.5 ON)
NASCOM I



TESTER VOK II Survey our frototype Messey) = 25, 10.70.



(PROTOTTAG WIRING) -229.10.78

DRW/781029 SHT/ OF PHOTOGRAPHS OF

RE: TESTER MIT III

KASCOM FLOAT AND STEP DISPLAI IESTER PA-1

PURPOSE

To assist in the diagnosis of hardware faults (especially those preventing a correct monitor reset sequence).

DESCRIPTION

The device plugs into the 43 way edge connector on the NASCOM I and continuously disp(ays the state of the address and data busses on the 7-segment displays and most of the control signals on single led's. One switch is provided (on the Bus RQ line) to float the 28 tristate lines and another to enter a "wait" condition so as to freeze the system during any machine cycle. One push button is provided for 'reset' (so that the normal NASCOM keyboard need not be connected) and another to 'step' from the machine cycle to the next (hardware single step feature). A probe is provided to apply a low logic level to test points on each of the 28 tristate lines (for use only in the 'float' condition).

WARMINGS O. check power supply SV.O/P before use.

- Due to non-availability of the correct devices standard B.C.D. display driver I.C.'s are used so that the hexadecimal digits A - F are represented by special 'chance' symbols (as shown on label). Note that 'no segment IT' means F hexadecimal (or 1111 binary) and not necessarily that the lines are floating.
- There are no pull-up or pull down resistors on the tristate Bus lines. The unit relies on the internal TTL gate pull-up's in the display driver IC's to indicate 'all 1's' when the Busses are 'floating'. (Inputs about + 1.5 to 2.0v on a meter).
- 3. As this unit applies a standard TTL load to most CPU lines some of them will be technically overloaded and out of spec. Despite this no problem has yet been found to arise (even at 4 MHzC.P.U. clock rate).
- 4. It is advisable to remove the PIO chip before testing a NASCOM 1 with this unit (it may affect the data Bus during 'float').

- This device takes about 0.4A from the NASCOM power supply.
 This should not however affect circuit operation.
- for the following 2 C.P.U. lines have no display device:
 (⊈ (clock) {- check with 'scope }

 also used by 'wait' circuit)

 (NMI ‡ not available on edge connector)
- 7. The MEMEXT and IOEXT lines are linked on the edge connector (to GND. and A2 respectively) such that the NASCOM 1 links may be in either 'INT' or 'EXT' positions.
- 8. When the address bus and 4 tristate control lines are floating it is possible that the data bus is being fed from memory. E.G. if both RD and MREQ are made active low (or treated as such by IC44/45) then the contents of address location FFF will probably be read onto the data Bus. To check that a line is floating measure the the D.C. potential:—Below 1.0V = IOW; 1.5 to 2.5V=floating; 3.0V to 5V = high. (take care not to short the meter/scope probe to other test points)(IC. pins etc.) A floating line will be pulled down to OV. by a current of 1 to 2 MA approx. (due to TTL devices on test unit) and pulled up to + 5V by a leakage current around 1 MA.

SPECIAL FEATURES

- 1. At any time all the display device segments may be tested by putting the probe on the 'segment test' test point.
- 2. At any time the 'int' line may be tested by putting the probe on the 'INT' test point. (no other response is expected as the CPU is unlikely to be programmed to accept an interrupt). All other 'Pull-down' input lines to the CPU are tested with the switches, etc. provided except NMI)
- 3. If the probe is put on a source of ÷ 5V at low impedance ther the 'probe high' led will light. If this happens on one of t test points (giving full brightness) a short to +5V is indicated. The 150——resistor in series w th the probe is likely to pull a normal logic high down sufficiently to light the led only dimly.

- 4. For safety all 'outputs' from the unit have series resistors: 150 for Bus RQ' switch and 'reset' switch and 82 _____ in series with the wait O/P from IC.7.
- 5. For normal NASCOM 1 operation the switches should be as shown here:

BUSRQ ↑

↓ WAIT

- 6. To 'float' Par BUS RQ' switch up (and push 'STEP' if 'WAIT' switch is down).
- 7. To 'WAIT' (and to use 'STEP') push both switches down.
- 8. Note that the tristate lines should also be floating while the 'reset' switch is held down.
- 9. Note that the 'RFSH' led should be out in any 'WAIT' state.

SUGGESTED TEST SEQUENCE

- 1. Fit unit on NASCOM 1 (without PIO or keyboard).
- 2. Switch on power (+ 5V already testei).
- Push both switches up.
- 4. Push 'reset' button.
- 5. Check presence of CPU (clock) signal
- 6. All 28 tristate lines should now be floating.

 Both green led's should be lit. (If not _______ Fault).

 No other led's or segments may be lit (the only ones that are permitted with a floating Bus are 'wait' and 'halt').
- 7. If any segments or other led's are lit a short circuit probably exists between the indicated CPU line and some other point (not a CPU line).

Repair Fault (remove short or replace faulty IC) before proceeding.

- 8. If NO segments or other led's are lit use the probe on test points as follows:-
 - (a) INT (Pull-down line)
 - (b) RD, WR, MREQ, IORQ
 - (c) Address bus: A15 \longrightarrow A0
 - (d) Data bus: D7 → D0

Then push 'reset' button Then push down 'wait' switch

- 9. For each of the above 31 operations only the relevant led should light or display appear (7, B, D, E HEX = \$\gamma1111, 1\gamma11, 111\gamma \text{ binary}).\$

 If there is any discrepancy a fault exists. A short circuit between any two CPU lines will be immediately apparent as both corresponding Led's/Displays will change together.

 Repair any fault before proceeding.
- 10. If no fault has yet been found then open (rather than short) circuits are likely.

 Push both switches down

 Push 'reset' button
 Check display against reset sequence listing
 (address bus = 0000; data bus = 31 and controls 'Ml' 'MREC

 and 'RD').

 Push 'step' button
 Check displays again
 Repeat these last two items until any discrepancy is found between the display and the listing. * A bit or line shown
 'low' on the listing but 'high' on the display indicates an open circuit.
- 11. If no discrepancy is found by this method:Put 'wait' switch up
 Push 'reset' switch
- 12. If no correct reset occurs despite all above testing fault must lie either in an exceptionally slow memory(try 1MHz CPU clock) or in a signal/b it/line that is rarely affected by above tests. Contact D.R.W.

AFTERTHOUGHTS

- It is assumed that the correct VDU rendom character display exists before testing begins. (I.E. any number/character generator faults, etc. already repaired).
- 2. * Incorrect data Bus display during a 'RD' operation (whether M1, MREQ or IORQ etc.) may indicate faulty address decoding or RD/WR gating logic on the C.P.U. board. If more than 1 bit is wrong check round I,C.'s 36, 44 and 45 with a logic probe.

3. Please let D.R.W. know of any comments/Suggested improvements (preferably in writing).

David R. Wadham