-
π¨βπ» All of my projects are available at https://ujjwal2001.github.io/Portfolio
-
π¬ Ask me about Verilog, Cadence Virtuoso, C/C++
-
π« How to reach me ujjwal.chaudhary071@gmail.com
-
π Know about my experiences https://drive.google.com/drive/folders/1qnqC9XiqQWtCuGdTDIMdEKkFWltU9mmX?usp=drive_link
Highlights
- Pro
Block or Report
Block or report ujjwal-2001
Report abuse
Contact GitHub support about this userβs behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
TCP-IP-Project-Kavach
TCP-IP-Project-Kavach PublicMini-project for the grading of TCP/IP Networking course - IISc | year 2023
Python
-
-
-
-
Embedded_Systems
Embedded_Systems PublicCollections of all the Lab Assignments and mini-project of E3 257 of year 2024 IISc
C
-
Digital_system_design_via_FPGA
Digital_system_design_via_FPGA PublicThis is compilation of assignments of course Digital System Design with FPGA - IISc | year 2024
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.