U SINGLE-IN-LINE PACKAGE

(TOP VIEW)

- Organization . . . 4194304 × 9
- Single 5-V Power Supply (±10% Tolerance)
- 30-Pin Single-In-Line Memory Module (SIMM) for Use With Sockets
- Utilizes One 4-Megabit and Two 16-Megabit Dynamic RAMs in Plastic Small-Outline J-Lead (SOJ) Packages
- Long Refresh Period
 32 ms[†] (2048 Cycles)
- All Inputs, Outputs, and Clocks Fully TTL Compatible
- 3-State Outputs
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ OR
	TIME	TIME	TIME	WRITE
	(trac)	t(AA)	(tCAC)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
'497EU9-60	60 ns	30 ns	15 ns	110 ns
'497EU9-70	70 ns	35 ns	18 ns	130 ns
'497EU9-80	80 ns	40 ns	20 ns	150 ns

- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Low Power Dissipation
- Operating Free-Air Temperature Range 0°C to 70°C
- Enhanced Page Mode Operation With CAS-Before-RAS (CBR), RAS-Only, and Hidden Refresh

description

The TM497EU9 is a 4M-byte dynamic random-access memory (RAM) organized as $4\,194\,304\times 9$ bits [bit nine (D9, Q9) is generally used for parity and is controlled by $\overline{\text{CAS9}}$] in a 30-pin leadless single-in-line memory module (SIMM). The SIMM is composed of two TMS417400DJ, $4\,194\,304\times 4$ -bit dynamic RAMs, each in a 24/26-lead plastic small-outline J-lead (SOJ) package, and one TMS44100DJ, $4\,194\,304\times 1$ -bit dynamic RAM in a 20/26-lead plastic SOJ package, mounted on a substrate with decoupling capacitors.

VCC CAS DQ1 A0 A1 DQ2 A3 VSS DQ3 A4 A5 DQ4 A6 A7 DQ5 A8 A9 A10 DQ6 W VSS DQ7 NC DQ8 Q9	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 21 22 23 24 25 26		
DQ8	25		

PIN	PIN NOMENCLATURE								
A0-A10 CAS, CAS9 DQ1-DQ8 D9 NC Q9	Address Inputs Column-Address Strobe Data In/Data Out Data In No Connection Data Out								
RAS VCC VSS W	Row-Address Strobe 5-V Supply Ground Write Enable								

V_CC 30

The TM497EU9 is available in the U single-sided, leadless module for use with sockets and is characterized for operation from 0°C to 70°C.

† A0-A9 address lines must be refreshed every 16 ms.



SMMS499A - FEBRUARY 1994 - REVISED JUNE 1995

operation

The TM497EU9 operates as two TMS417400DJs and one TMS44100DJ connected as shown in the functional block diagram (refer to the TMS417400 and TMS44100 data sheets for details of their operation). The common I/O feature of the TM497EU9 dictates the use of early write cycles to prevent contention on D and Q.

refresh

The refresh period is extended to 32 ms and, during this period, each of the 2048 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. In addition, the ten least significant row addresses (A0–A9) must be refreshed every 16 ms as required by the TMS44100.

power up

To achieve proper operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.


single-in-line memory module and components

PC substrate: 1,27 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage

Bypass capacitors: Multilayer ceramic

Contact area for socketable devices: Nickel plate and solder plate over copper

functional block diagram





SMMS499A - FEBRUARY 1994 - REVISED JUNE 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1) – 1 V	√ to 7 √
Voltage range on any pin (see Note 1)	√ to 7 \
Short-circuit output current	50 mA
Power dissipation	3 W
Operating free-air temperature range, T _A	to 70°C
Storage temperature range, T _{stra} – 55°C to	150°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	– 1		0.8	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST COMPITIONS	'497E	'497EU9-60 '497EU9-70 '497EU9-8		J9-80	UNIT		
	PARAMETER	TEST CONDITIONS	MIN MAX		MIN	MAX	MIN	MAX	UNII
Vон	High-level output voltage	I _{OH} = – 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
Ι _Ι	Input current (leakage)	$V_{CC} = 5 \text{ V},$ $V_I = 0 \text{ V to } 6.5 \text{ V},$ All other pins = 0 V to V_{CC}		±10		±10		±10	μΑ
IO	Output current (leakage)	$\frac{V_{CC}}{CAS}$ = 5.5 V, V_{O} = 0 V to V_{CC} ,		±10		±10		±10	μΑ
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		325		290		260	mA
lass	Standby gurrant	V _{IH} = 2.4 V (TTL), <u>After</u> 1 memory cycle, RAS and CAS high		6		6		6	mA
ICC2	Standby current	V _{IH} = V _{CC} - 0.2 V (CMOS), <u>After</u> 1 memory cycle, RAS and CAS high		3		3		3	IIIA
lCC3	Average refresh current (RAS-only or CBR) (see Note 3)	VCC = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS-only); RAS low after CAS low (CBR)		325		290		260	mA
I _{CC4}	Average page current (see Note 4)	$\frac{\text{V}_{CC}}{\text{RAS}} = 5.5 \text{ V}, \qquad \frac{\text{t}_{PC} = \text{MIN},}{\text{CAS}} \text{ cycling}$		210		180		150	mA

NOTES: 3. Measured with a maximum of one address change while $\overline{RAS} = V_{IL}$



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

^{4.} Measured with a maximum of one address change while $\overline{CAS} = V_{IH}$

SMMS499A - FEBRUARY 1994 - REVISED JUNE 1995

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

	PARAMETER		MIN	MAX	UNIT
C _{i(A)}	C _{i(A)} Input capacitance, A0-A10				pF
C _{i(D)}					pF
C _{i(R)}	Input capacitance, strobe input (RAS)			21	pF
Cus	Input capacitance, strobe inputs	CAS CAS		14	pF
C _{i(C)}	CAS9			7	рг
C _{i(W)}	Input capacitance, $\overline{\mathbb{W}}$			21	pF
C _{o(DQ)}	Output capacitance (DQ1-DQ8)			7	pF
C _{O(Q)}	Output capacitance (Q9)			7	pF

NOTE 5: $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$, and the bias on pin under test is 0 V.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature

	PARAMETER -		J9-60	'497EU9-70		'497EU9-80		UNIT
			MAX	MIN	MAX	MIN	MAX	ONIT
t _{AA}	Access time from column address		30		35		40	ns
tCAC	Access time from CAS low		15		18		20	ns
t _{CPA}	Access time from column precharge		35		40		45	ns
tRAC	Access time from RAS low		60		70		80	ns
tCLZ	CAS to output in low-impedance state	0		0		0		ns
tOH	Output disable time, start of CAS high	3		3		3		ns
tOFF	Output disable time after CAS high (see Note 6)	0	15	0	18	0	20	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven.



timing requirements over recommended ranges of supply voltage and operating free-air temperature

PARAMETER		'4971	EU9-60	'497EU9-70		'497EU9-80		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
^t RC	Cycle time, random read or write (see Note 7)	110		130		150		ns
tPC	Cycle time, page mode read or write (see Notes 7 and 8)	40		45		50		ns
^t RASP	Pulse duration, page mode, RAS low	60	100 000	70	100 000	80	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low	60	10 000	70	10 000	80	10 000	ns
tCAS	Pulse duration, CAS low	15	10 000	18	10 000	20	10 000	ns
tCP	Pulse duration, CAS high	10		10		10		ns
t _{RP}	Pulse duration, RAS high (precharge)	40		50		60		ns
tWP	Pulse duration, $\overline{\overline{W}}$ low	10		10		10		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
t _{ASR}	Setup time, row address before RAS low	0		0		0		ns
tDS	Setup time, data before CAS low	0		0		0		ns
t _{RCS}	Setup time, W high before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	15		18		20		ns
t _{RWL}	Setup time, W low before RAS high	15		18		20		ns
twcs	Setup time, W low before CAS low	0		0		0		ns
tWRP	Setup time, W high before RAS low (CBR refresh only)	10		10		10		ns
^t CAH	Hold time, column address after CAS low	10		15		15		ns
^t DH	Hold time, data after CAS low	10		15		15		ns
^t RAH	Hold time, row address after RAS low	10		10		10		ns
^t RCH	Hold time, W high after CAS high (see Note 9)	0		0		0		ns
^t RRH	Hold time, W high after RAS high (see Note 9)	0		0		0		ns
tWCH	Hold time, W low after CAS low	10		15		15		ns
tWRH	Hold time, W high after RAS low (CBR refresh only)	10		10		10		ns
^t RHCP	Hold time, RAS high from CAS precharge	35		40		45		ns
^t CHR	Delay time, RAS low to CAS high (CBR refresh only)	10		10		10		ns
^t CRP	Delay time, CAS high to RAS low	5		5		5		ns
^t CSH	Delay time, RAS low to CAS high	60		70		80		ns
t _{CSR}	Delay time, CAS low to RAS low (CBR refresh only)	5		5		5		ns
tRAD	Delay time, RAS low to column address (see Note 10)	15	30	15	35	15	40	ns
tRAL	Delay time, column address to RAS high	30		35		40		ns
tCAL	Delay time, column address to CAS high	30		35		40		ns
tRCD	Delay time, RAS low to CAS low (see Note 10)	20	45	20	52	20	60	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
^t RSH	Delay time, CAS low to RAS high	15		18		20		ns
^t REF	Refresh time interval		32		32		32	ms
t _T	Transition time	3	30	3	30	3	30	ns


NOTES: 7. All cycle times assume $t_T = 5$ ns.

8. To assure tpc min, tasc should be \geq tcp.

9. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
10. The maximum value is specified only to assure access time.



device symbolization



YY = Year Code

MM = Month Code

T = Assembly Site Code

-SS = Speed

NOTE: The location of the part number may vary.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated