Skip to content

urish/zero_to_asic_mpw8

 
 

Repository files navigation

multi_tool

Zero to ASIC Group submission MPW7

This ASIC was designed by members of the Zero to ASIC course.

This submission was configured and built by the multi project tools at commit 002e6bddcfac081cc193110ebcbc2e92584d9699.

The configuration files are projects.yaml & local.yaml. See the CI for how the build works.

# clone all repos, and include support for shared OpenRAM
./multi_tool.py --clone-repos --clone-shared-repos --create-openlane-config --copy-gds --copy-project --openram

# run all the tests
./multi_tool.py --test-all --force-delete

# build user project wrapper submission
cd $CARAVEL_ROOT; make user_project_wrapper

# create docs
./multi_tool.py --generate-doc --annotate-image

multi macro

Project Index

RGB Mixer

RGB Mixer

Frequency counter

Frequency counter

Single GPS Tracking Channel (Partial)

Single GPS Tracking Channel (Partial)

About

No description, website, or topics provided.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 99.6%
  • Other 0.4%