Skip to content
View utkarshb1's full-sized avatar
Block or Report

Block or report utkarshb1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
utkarshb1/README.md

Hello there!

Utkarsh Bhiogade | Twitter Utkarsh's LinkedIN

GIF

💻  About Me

  • From Ramtek, MH
  • Associate Engineer | Verification @Qualcomm
  • VLSI Enthusiast
  • Graduate from Indian Institute of Information Technology Nagpur
  • ⚡ Connect to Know More!

📈 GitHub Stats

Utkarsh's GitHub Stats

Note: Top languages is only a metric of the languages my public code consists of and doesn't reflect experience or skill level.

GIF

Pinned

  1. APB_REG APB_REG Public

    An Open-Source Solution for Interactive Register Debugging using given Register Specification sheet for Register Verification

    Python 1 1

  2. APB_QEMU APB_QEMU Public

    Tool to automate the generation of APB RTL file and RAL Model using given Register Specification sheet.

    D 1 1

  3. Interactive-Register-Debugging Interactive-Register-Debugging Public

    D 2 2

  4. CHACHA20-Verilog-Code CHACHA20-Verilog-Code Public

    Modified CHACHA20 Verilog Code

    Verilog 3

  5. AES-Algorithm-Verilog-Code AES-Algorithm-Verilog-Code Public

    A pipelined verilog code of AES Algorithm

    Verilog 3

  6. Base-and-Treble-Equalizer-on-MATLAB Base-and-Treble-Equalizer-on-MATLAB Public

    Here's a simplest equalizer using Filters

    MATLAB 1 1