


ASCII to Binary Conversion Core

Problem statement:


Consider an 8-bit bus of ASCII symbols from 0 to 9 sent as packets (`dat` and `val`) forming ASCII-encoded decimal numbers. The task is to create a module that decodes these packets into binary numbers. Please provide simulation and synthesis results for the module.

- Number of cycles it takes for the module to convert is not specified
- Consider not using multiplier
- Minimum length of the number is 1, maximum is set by a parameter (generic). E.g. 4
- for 1337. If length exceeds maximum, packet is ignored. The module should support 8 as maximum length of input decimal number (maximum value would be 99999999)
- Module should be synthesizable by Xilinx Vivado 2018 and newer and is able to pass STA at 100MHz (Spartan 7 device) with all ports mapped to I/O
- There is no need to provide hardware, only a bitstream is sufficient
- The module should not latch regardless of input and ignore all other packets while busy.
- A `busy` signal is used to indicate that conversion is in progress. It is asserted 1 tick after `val` and is de-asserted when the conversion is done. 1 tick after de-assertion, a
- result appears on the `res` (result) port.
- Sizing of the ports should depend on a parameter
- Simulation tool not specified
- 10. Language: System Verilog or VHDL
- 11. Make your assumptions wherever required




Solution:

- first covert ASCII to BCD
- covert BCD to binary




FSM:




SIMs:


DIGITS = 4



DIGITS = 1;



DIGITS = 8;



STA:

