


ASCII to Binary Conversion Core

Problem statement:

Consider an 8-bit bus of ASCII symbols from 0 to 9 sent as packets (`dat` and `val`) forming ASCII-encoded decimal numbers. The task is to create a module that decodes these packets into binary numbers. Please provide simulation and synthesis results for the module.

- Number of cycles it takes for the module to convert is not specified
- Consider not using multiplier
- Minimum length of the number is 1, maximum is set by a parameter (generic). E.g. 4
- for 1337. If length exceeds maximum, packet is ignored. The module should support 8 as maximum length of input decimal number (maximum value would be 99999999)
- Module should be synthesizable by Xilinx Vivado 2018 and newer and is able to pass STA at 100MHz (Spartan 7 device) with all ports mapped to I/O
- There is no need to provide hardware, only a bitstream is sufficient
- The module should not latch regardless of input and ignore all other packets while busy.
- A `busy` signal is used to indicate that conversion is in progress. It is asserted 1 tick after `val` and is de-asserted when the conversion is done. 1 tick after de-assertion, a
- result appears on the `res` (result) port.
- Sizing of the ports should depend on a parameter
- Simulation tool not specified
- 10. Language: System Verilog or VHDL
- 11. Make your assumptions wherever required



Solution:

- first covert ASCII to BCD

The input data is coming as ASCII encoded decimal numbers from 0 to 9.

The ASCII encoded table is given below


| Character | ASCII Code (Decimal) | ASCII Code (Hex) | Binary Representation (8 bits) |
|-----------|----------------------|------------------|--------------------------------|
|-----------|----------------------|------------------|--------------------------------|

| | | | |
|-----|----|------|----------|
| '0' | 48 | 0x30 | 00110000 |
| '1' | 49 | 0x31 | 00110001 |
| '2' | 50 | 0x32 | 00110010 |
| '3' | 51 | 0x33 | 00110011 |
| '4' | 52 | 0x34 | 00110100 |
| '5' | 53 | 0x35 | 00110101 |
| '6' | 54 | 0x36 | 00110110 |
| '7' | 55 | 0x37 | 00110111 |
| '8' | 56 | 0x38 | 00111000 |
| '9' | 57 | 0x39 | 00111001 |


Character ASCII Code (Decimal) Binary Representation (8 bits)

Each character is represented by an 8-bit ASCII code input to the core.

As



As the above input "1", is considered as a character encoded as an ASCII encoded decimal which is in binary 0x31. So the approach is to convert the input data to BCD first for the next calculations.




- covert BCD to binary


The BCD conversion is done based on 4-bit grouping defined and proposed in the below architecture

It requires the Accumulated precalculated 10's table for each digit and used the simple adder to give the BCD to binary result. Since the timing is closed easily for 8 digits maximum number of 100Mhz and the tool has added the optimal adders by default, So no optimization is performed for Adders.

[High performance FPGA-based decimal-to-binary conversion schemes for decimal arithmetic - ScienceDirect](#)



FSM: The Top level architecture is a sequential data input and there is NO stringent requirement for minimum clock cycles to be used, a simple FSM-based implementation is used for better control on signals and flow.




SIMS:

DIGITS = 4


the input data is shown as Hex values in the below waveforms.

The input number below is "7","8","9","0" as ascii encoded inputs.


The result for 7890 decimal number converted to binary is 0x1ED2, and its present after busy signal.



DIGITS = 1;



DIGITS = 8;



STA:

