Permalink
Fetching contributors…
Cannot retrieve contributors at this time
46 lines (32 sloc) 977 Bytes

Welcome to Verilog-to-Routing's documentation!

Form more information on the Verilog-to-Routing (VTR) project see :ref:`vtr` and :ref:`vtr_cad_flow`.

For documentation and tutorials on the FPGA architecture description langauge see: :ref:`fpga_architecture_description`.

For more specific documentation about VPR see :ref:`vpr`.

.. toctree::
   :maxdepth: 2
   :caption: Usage

   vtr/index
   arch/index
   vpr/index
   odin/index
   abc/index
   tutorials/index

.. toctree::
   :maxdepth: 2
   :caption: Development

   dev/index

.. toctree::
   :maxdepth: 2
   :caption: Appendix

   contact
   glossary
   references

Indices and tables