Skip to content
Permalink
master
Go to file
 
 
Cannot retrieve contributors at this time
70 lines (49 sloc) 1.4 KB

Welcome to Verilog-to-Routing's documentation!

https://www.verilogtorouting.org/img/des90_placement_macros.gif

https://www.verilogtorouting.org/img/des90_nets.gif

https://www.verilogtorouting.org/img/des90_routing_util.gif

Form more information on the Verilog-to-Routing (VTR) project see :ref:`vtr` and :ref:`vtr_cad_flow`.

For documentation and tutorials on the FPGA architecture description langauge see: :ref:`fpga_architecture_description`.

For more specific documentation about VPR see :ref:`vpr`.

.. toctree::
   :maxdepth: 2
   :caption: Quick Start

   quickstart/index

.. toctree::
   :maxdepth: 2
   :caption: Usage

   building/index
   vtr/index
   arch/index
   vpr/index
   odin/index
   abc/index
   tutorials/index
   utils/index

.. toctree::
   :maxdepth: 2
   :caption: Development

   dev/index
   CHANGELOG

.. toctree::
   :maxdepth: 2
   :caption: Appendix

   contact
   glossary
   zreferences

.. toctree::
   :maxdepth: 2
   :caption: API Reference

   api/vpr/index

Indices and tables

You can’t perform that action at this time.