Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add $sv as SystemVerilog namespace #476

Merged
merged 8 commits into from
Jan 17, 2024
Merged

Add $sv as SystemVerilog namespace #476

merged 8 commits into from
Jan 17, 2024

Conversation

dalance
Copy link
Collaborator

@dalance dalance commented Jan 17, 2024

Closes #328

Migration guide

Add $sv:: to modules/interfaces/packages name of SystemVerilog.

  • From
module ModuleA {
    inst u: SvModuleA();
}
  • To
module ModuleA {
    inst u: $sv::SvModuleA();
}

@dalance dalance merged commit ece6dbb into master Jan 17, 2024
7 checks passed
@dalance dalance deleted the sv_namespace branch May 2, 2024 11:56
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

Explicit SystemVerilog namespace
1 participant