

UE20CS201
DIGITAL DESIGN AND COMPUTER
ORGANIZATION
Lecture 16 notes

Reetinder Sidhu
PES University

- **Syllabus covered** "Gate/Wire delays, Timing" Section 2.9 (exlude contamination delay) from [1].

References

- [1] S. Harris and D. Harris. *Digital Design and Computer Architecture 2nd Edition*. Elsevier Science, 2012. ISBN: 9780128009116.