

MAY 2017: END SEMESTER ASSESSMENT (ESA) B.TECH. IV SEMESTER

UE15CS253- Microprocessors & Computer Architecture

Time: 3 Hrs


Answer All Questions

Max Marks: 100

max marks: 100

1.	a)	Differentiate the following <ol style="list-style-type: none"> Microprocessors and Microcontrollers RISC and CISC with respect to processor architecture 	04
	b)	i. Write an instruction using ARM - ISA to demonstrate <ul style="list-style-type: none"> 3-address data processing instruction conditionally executable Ability to perform general shift and general arithmetic operation. ii. "ADR and LDR are same".- True / False Justify accordingly.	06
	c)	Write an instruction sequence using ARM - ISA to multiply a number in register R4 with 124. Do not use multiply instruction.	04
	d)	Write a program using ARM - ISA to compare two strings STR1 AND STR2 . Let the comparison be character by character in a function sub program . Pass the parameters STR1 and STR2 to the function. Use post indexing addressing mode . Use conditional execution instructions.	06

2.	a)	i. Consider the following as the initial content of the memory locations. What will be the final values of these registers after the execution of the instruction: LDMIB r0!, {r1-r3} <div style="display: flex; align-items: flex-start;"> <div style="margin-right: 20px;"> <p>Address pointer</p> <table border="1"> <thead> <tr> <th>Memory address</th> <th>Data</th> </tr> </thead> <tbody> <tr><td>0x80020</td><td>0x00000005</td></tr> <tr><td>0x8001c</td><td>0x00000004</td></tr> <tr><td>0x80018</td><td>0x00000003</td></tr> <tr><td>0x80014</td><td>0x00000002</td></tr> <tr><td>0x80010</td><td>0x00000001</td></tr> <tr><td>0x8000c</td><td>0x00000000</td></tr> </tbody> </table> </div> <div> <p>r3 = 0x00000000 r2 = 0x00000000 r1 = 0x00000000</p> </div> </div> ii. Write the binary equivalent of the ARM instruction : LDR R0, [R1], #2 <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <div style="display: flex; justify-content: space-between; font-size: 0.8em;"> 3128272625242322212019161512110 </div> <div style="display: flex; justify-content: space-between;"> <div style="width: 15%;">Cond</div> <div style="width: 10%;">01</div> <div style="width: 5%;">I</div> <div style="width: 5%;">P</div> <div style="width: 5%;">U</div> <div style="width: 5%;">B</div> <div style="width: 5%;">W</div> <div style="width: 5%;">L</div> <div style="width: 15%;">Rn</div> <div style="width: 15%;">Rd</div> <div style="width: 30%;">Offset</div> </div> </div>	Memory address	Data	0x80020	0x00000005	0x8001c	0x00000004	0x80018	0x00000003	0x80014	0x00000002	0x80010	0x00000001	0x8000c	0x00000000	03 + 02
Memory address	Data																
0x80020	0x00000005																
0x8001c	0x00000004																
0x80018	0x00000003																
0x80014	0x00000002																
0x80010	0x00000001																
0x8000c	0x00000000																
	b)	Write the ARM datapath timing diagram representing 2 phase non overlap clock scheme in a CPU clock cycle time. Mention the operations performed during these clock cycle timing.	05														
	c)	Mention the signals used for handshaking between a processor and a coprocessor. What are the 4 possible ways to handle once the coprocessor instruction has entered the ARM7TDMI and coprocessor pipelines.	05														
	d)	"Every instruction is executed in a clock cycle time". Explain the statement with respect to five stage pipeline of a RISC processor.	05														

3.	a)	Consider the following code fragment. <pre> LOOP: LD R1, 0(R2) ADD R1, R1, #1 ST R1, (R2, #0) ADD R2, R2, #4 SUB R4, R3, R2 BNE LOOP </pre>  Data hazards are caused by the data dependencies in the code. Use pipelining timing chart to list all the dependencies in the code above for a 5 stage pipeline RISC processor. How are these data dependencies resolved?	08
----	----	--	----

P.T.O.

