



DIGITAL DESIGN AND COMPUTER ORGANIZATION

Latches, Flip-flops - 2

Reetinder Sidhu

Department of Computer Science and Engineering

DIGITAL DESIGN AND COMPUTER ORGANIZATION

Latches, Flip-flops - 2

Reetinder Sidhu

Department of Computer Science and
Engineering

- Digital Design
 - ▶ Combinational logic design
 - ▶ Sequential logic design
 - ★ **Latches, Flip-flops - 2**
- Computer Organization
 - ▶ Architecture (microprocessor instruction set)
 - ▶ Microarchitecture (microprocessor operation)

Concepts covered

- D Latch
- D Flip-Flop

LATCHES, FLIP-FLOPS - 2

D Latch


- Problem with RS latch:
 - ▶ When $r = s = 1, q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0				

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0		

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1				

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0		

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0				

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1		

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1
1	1				

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1
1	1	1	0		

LATCHES, FLIP-FLOPS - 2

D Latch

- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch




clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1
1	1	1	0	1	0

LATCHES, FLIP-FLOPS - 2

D Latch


- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch



clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1
1	1	1	0	1	0

- Symbol:




LATCHES, FLIP-FLOPS - 2

D Latch


- Problem with RS latch:
 - ▶ When $r = s = 1$, $q = \bar{q} = 0$
 - ▶ If above inputs change to $r = s = 0$, output is indeterminate

D Latch



clk	d	s	r	q	\bar{q}
0	0	0	0	q_{prev}	\bar{q}_{prev}
0	1	0	0	q_{prev}	\bar{q}_{prev}
1	0	0	1	0	1
1	1	1	0	1	0

- Symbol:



- Eliminates $r = s = 1$ case
- Output same as input when $clk = 1$
- Called **transparent** or **level-sensitive** latch

LATCHES, FLIP-FLOPS - 2

D Flip-Flop


- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

LATCHES, FLIP-FLOPS - 2

D Flip-Flop

- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

D Flip-Flop





LATCHES, FLIP-FLOPS - 2

D Flip-Flop

- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

D Flip-Flop




LATCHES, FLIP-FLOPS - 2


D Flip-Flop

- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

D Flip-Flop



- d copied to q at rising edge of clk
- q unchanged at all other times




LATCHES, FLIP-FLOPS - 2


D Flip-Flop

- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

D Flip-Flop



- d copied to q at rising edge of clk
- q unchanged at all other times



- At the rising edge of clk :


d	q
0	0
1	1

LATCHES, FLIP-FLOPS - 2


D Flip-Flop

- **Latch** Level sensitive (ex: D latch)
- **Flip-flop** Edge triggered (ex: D flip-flop)

D Flip-Flop




- d copied to q at rising edge of clk
- q unchanged at all other times



- At the rising edge of clk :

d	q
0	0
1	1

- Symbol:



LATCHES, FLIP-FLOPS - 2


Think About It

JK Flip-Flop Example

- At the rising edge of clk :

j	k	q	\bar{q}
0	0	q_{prev}	$\overline{q_{prev}}$
0	1	0	1
1	0	1	0
1	1	$\overline{q_{prev}}$	q_{prev}

- Output toggles when $j = k = 1$



LATCHES, FLIP-FLOPS - 2


Think About It

JK Flip-Flop Example

- At the rising edge of clk :

j	k	q	\bar{q}
0	0	q_{prev}	$\overline{q_{prev}}$
0	1	0	1
1	0	1	0
1	1	$\overline{q_{prev}}$	q_{prev}

- ▶ Output toggles when $j = k = 1$
- Construct a JK flip-flop using a D flip-flop and some logic gates



LATCHES, FLIP-FLOPS - 2

Think About It

D Flip-Flop Chain

- What does the following logic circuit do?

