

AUTOMATA FORMAL LANGUAGES AND LOGIC

First Order Logic – The Electronic Circuits Domain

Dr Pooja Agarwal

Department of Computer Science & Engineering

AUTOMATA FORMAL LANGUAGES AND LOGIC

Electronic Circuits Domain




Seven-step process for Knowledge Engineering

1. Identify the task
2. Assemble the relevant knowledge
3. Decide on a vocabulary
4. Encode general knowledge of the domain
5. Encode the specific problem instance
6. Pose queries to the inference procedure
7. Debug the knowledge base

AUTOMATA FORMAL LANGUAGES AND LOGIC

Digital circuits



Decide on a vocabulary

- Next we consider **terminals**, which are identified by the predicate **Terminal (x)**.
- A gate or circuit can have one or more input terminals and one or more output terminals.
- We use the function **In(1,X1)** to denote the first input terminal for gate X1.
- A similar function Out is used for output terminals.
- The function **Arity(c, i, j)** says that circuit c has i input and j output terminals.
- The connectivity between gates can be represented by a predicate, Connected, which takes two terminals as arguments, as in **Connected(Out(1,X1), In(1,X2))**.

AUTOMATA FORMAL LANGUAGES AND LOGIC

Decide on a vocabulary

- Finally, we need to know whether a *signal* is on or off.
 - One possibility is to use a unary predicate, *On(t)*, which is true when the signal at a terminal is on.
 - This makes it a little difficult, however, to pose questions such as “**What are all the possible values of the signals at the output terminals of circuit C1 ?**”
- We therefore introduce as objects two signal values, 1 and 0, and a function *Signal (t)* that denotes the signal value for the terminal t.

- One sign that we have a good ontology is that we require only a few general rules, which can be stated clearly and concisely.
- These are all the axioms we will need:
- **1. If two terminals are connected, then they have the same signal:**
$$\forall t1, t2 \text{ Terminal } (t1) \wedge \text{Terminal } (t2) \wedge \text{Connected}(t1, t2) \Rightarrow \text{Signal } (t1) = \text{Signal } (t2) .$$
- **2. The signal at every terminal is either 1 or 0:**
$$\forall t \text{ Terminal } (t) \Rightarrow \text{Signal } (t) = 1 \vee \text{Signal } (t) = 0 .$$
- **3. Connected is commutative:**
$$\forall t1, t2 \text{ Connected}(t1, t2) \Leftrightarrow \text{Connected}(t2, t1) .$$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Encode general knowledge of the domain



4. There are four types of gates:

$\forall g \text{ Gate}(g) \wedge k = \text{Type}(g) \Rightarrow k = \text{AND} \vee k = \text{OR} \vee k = \text{XOR} \vee k = \text{NOT} .$

5. An AND gate's output is 0 if and only if any of its inputs is 0:

$\forall g \text{ Gate}(g) \wedge \text{Type}(g)=\text{AND} \Rightarrow \text{Signal}(\text{Out}(1, g))=0 \Leftrightarrow \exists n \text{ Signal}(\text{In}(n, g))=0 .$

6. An OR gate's output is 1 if and only if any of its inputs is 1:

$\forall g \text{ Gate}(g) \wedge \text{Type}(g)=\text{OR} \Rightarrow \text{Signal}(\text{Out}(1, g))=1 \Leftrightarrow \exists n \text{ Signal}(\text{In}(n, g))=1 .$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Encode general knowledge of the domain

8. A NOT gate's output is different from its input:

$$\forall g \text{ Gate}(g) \wedge (\text{Type}(g) = \text{NOT}) \Rightarrow \text{Signal}(\text{Out}(1, g)) = \text{Signal}(\text{In}(1, g)) .$$

9. The gates (except for NOT) have two inputs and one output.

$$\forall g \text{ Gate}(g) \wedge \text{Type}(g) = \text{NOT} \Rightarrow \text{Arity}(g, 1, 1) .$$
$$\forall g \text{ Gate}(g) \wedge k = \text{Type}(g) \wedge (k = \text{AND} \vee k = \text{OR} \vee k = \text{XOR}) \Rightarrow \text{Arity}(g, 2, 1)$$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Encode general knowledge of the domain



10. A circuit has terminals, up to its input and output arity, and nothing beyond its arity:

$$\forall c, i, j \text{ Circuit}(c) \wedge \text{Arity}(c, i, j) \Rightarrow \forall n (n \leq i \Rightarrow \text{Terminal}(\text{In}(c, n))) \wedge (n > i \Rightarrow \text{In}(c, n) = \text{Nothing}) \wedge$$
$$\forall n (n \leq j \Rightarrow \text{Terminal}(\text{Out}(c, n))) \wedge (n > j \Rightarrow \text{Out}(c, n) = \text{Nothing})$$

11. Gates, terminals, signals, gate types, and Nothing are all distinct.

$$\forall g, t \text{ Gate}(g) \wedge \text{Terminal}(t) \Rightarrow g = t = 1 = 0 = \text{OR} = \text{AND} = \text{XOR} = \text{NOT} = \text{Nothing} .$$

12. Gates are circuits. $\forall g \text{ Gate}(g) \Rightarrow \text{Circuit}(g)$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Encode the specific problem instance

The circuit is encoded as circuit C1 with the following description.

First, we categorize the circuit and its component gates:

Circuit(C1) \wedge Arity(C1, 3, 2)

Gate(X1) \wedge Type(X1)=XOR

Gate(X2) \wedge Type(X2)=XOR

Gate(A1) \wedge Type(A1)=AND

Gate(A2) \wedge Type(A2)=AND

Gate(O1) \wedge Type(O1)=OR .

AUTOMATA FORMAL LANGUAGES AND LOGIC

Encode the specific problem instance

Then, we show the connections between them:

Connected(Out(1,X1), In(1,X2)) Connected(In(1,C1), In(1,X1))
Connected(Out(1,X1), In(2,A2)) Connected(In(1,C1), In(1,A1))
Connected(Out(1,A2), In(1,O1)) Connected(In(2,C1), In(2,X1))
Connected(Out(1,A1), In(2,O1)) Connected(In(2,C1), In(2,A1))
Connected(Out(1,X2), Out(1,C1)) Connected(In(3,C1), In(2,X2))
Connected(Out(1,O1), Out(2,C1)) Connected(In(3,C1), In(1,A2))

What combinations of inputs would cause the first output of C1 (the sum bit) to be 0 and the second output of C1 (the carry bit) to be 1?

$\exists i_1, i_2, i_3 \text{ Signal}(\text{In}(1, C1))=i_1 \wedge \text{Signal}(\text{In}(2, C1))=i_2 \wedge \text{Signal}(\text{In}(3, C1))=i_3 \wedge \text{Signal}(\text{Out}(1, C1))=0 \wedge \text{Signal}(\text{Out}(2, C1))=1 .$

The answers are substitutions for the variables i_1 , i_2 , and i_3 such that the resulting sentence is entailed by the knowledge base.

ASKVARS will give us three such substitutions:

$\{i_1/1, i_2/1, i_3/0\} \{i_1/1, i_2/0, i_3/1\} \{i_1/0, i_2/1, i_3/1\} .$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Pose queries to the inference procedure

What are the possible sets of values of all the terminals for the adder circuit?

$\exists i1, i2, i3, o1, o2 \text{ Signal (In(1, C1))=i1} \wedge \text{Signal (In(2, C1))=i2}$
 $\wedge \text{Signal (In(3, C1))=i3} \wedge \text{Signal (Out(1, C1))=o1} \wedge \text{Signal (Out(2, C1))=o2} .$

AUTOMATA FORMAL LANGUAGES AND LOGIC

Debug the knowledge base



- We can perturb the knowledge base in various ways to see what kinds of erroneous behaviors emerge.
- For example, we can ask $\exists i1, i2, o \text{ Signal (In(1,C1))=i1} \wedge \text{Signal (In(2,C1))=i2} \wedge \text{Signal (Out(1,X1))}$, which reveals that no outputs are known at X1 for the input cases 10 and 01.
- Then, we look at the axiom for XOR gates, as applied to X1:

$\text{Signal (Out(1,X1))=1} \Leftrightarrow \text{Signal (In(1,X1))} = \text{Signal (In(2,X1))} .$

- If the inputs are known to be, say, 1 and 0, then this reduces to $\text{Signal (Out(1,X1))=1} \Leftrightarrow 1 = 0 .$
- Now the problem is apparent: the system is unable to infer that $\text{Signal (Out(1,X1))=1}$, so we need to tell it that $1 = 0$.

Reference

- Some of the definitions/diagrams/examples are from the book “Artificial Intelligence – A Modern Approach”, Stuart Russell and Peter Norvig, Pearson, 3rd Edition (Paperback), 2016



THANK YOU

Pooja Agarwal

Department of Computer Science & Engineering

poojaagarwal@pes.edu