

MICROPROCESSOR AND COMPUTER ARCHITECTURE

CACHE MEMORY

Generic cache memory organization
Direct mapped caches
Set associative caches




Credits:

MPCA Team



General Cache Mechanics






Hardware Cache Memories

Cache memories are small, fast SRAM-based memories managed automatically in hardware

Hold frequently accessed blocks of main memory
 CPU looks first for data in L1, then in main memory
 Typical system structure:






Inserting an L1 cache between the CPU and Main Memory

The transfer unit between the CPU register file and the cache is a 4-byte word

The transfer unit between the cache and main memory is a 4-word block (16 bytes)




The tiny, very fast CPU register file has room for four 4-byte words

The small fast L1 cache has room for two 4-word blocks

The big slow main memory has room for many 4-word blocks



General Organization Of Cache




UE18CS253



Addressing Cache


Address A:





Addressing Cache

Address A:





Example: Direct-Mapped Cache

Simplest kind of cache, easy to build
Only 1 tag compare required per access
Characterized by exactly one block per set.

set 0:	valid	tag	cache block	E=1 block per set
set 1:	valid	tag	cache block	
set S-1:	valid	tag	cache block	


Cache size: $C = B \times S$ data bytes



Accessing Direct-Mapped Cache

Set selection

Use the set index bits to determine the set of interest.






Accessing Direct-Mapped Cache

Block matching and word selection

- Block matching: Find a valid line in the selected set with a matching tag
- Word selection: Then extract the word






Accessing Direct-Mapped Cache

Block matching and word selection

- Block matching: Find a valid line in the selected set with a matching tag
- Word selection: Then extract the word





Direct-Mapped Cache Simulation

M=16 byte addresses, B=2 bytes/block, S=4 sets, E=1 entry/set

Main memory addresses

Cache memory

0	[0000 ₂]
1	[0001 ₂]
7	[0111 ₂]
8	[1000 ₂]
0	[0000 ₂]

miss hit miss miss miss

V	tag	data	
1	0	M[0-1]	
1	0	M[6-7]	

Miss Ratio: 4/5 = 0.8

Hit Ratio: 1- Miss Ratio = 0.2



Example 1

Consider a direct mapped cache of size 512 KB with block size 1 KB. There are 7 bits in the tag. Find the Size of main memory

Given:

```
Cache memory size = 512 \text{ KB}
Block size = Line size = 1 \text{ KB} = 2^10, i.e offset is 10 bits
Number of bits in tag = 7 \text{ bits}
```

Total number of blocks= $512 \text{ kb} / 1 \text{ kb} = 512 \text{ blocks or line} = 2^9 . i.e 9 bits$

Size of memory is $2^26 = 67,108$ bytes



Example 2

A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

- (a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address.
- (b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176

All the above addresses are shown in decimal values. Assume that the cache is initially empty.

For each of the above addresses, indicate whether the cache access will result in a hit or a miss.



Example 2

Block size = 64 bytes = 2^6 bytes

Therefore, Number of bits in the Word field = 6

Cache size = 2K-byte = 2¹¹ bytes

Number of cache blocks = Cache size / Block size = 211/26 = 25

Therefore, Number of bits in the Block field = 5

Total number of address bits = 16

Therefore, Number of bits in the Tag field = 16 - 6 - 5 = 5

For a given 16-bit address, the 5 most significant bits, represent the *Tag*, the next 5 bits represent the *Block*, and the 6 least significant bits represent the *Word*.



Example 2

Access # 1: The cache is initially empty. Therefore, all the cache blocks are invalid

```
Address = (128)_{10} = (0000000010000000)_2
For this address, Tag = 00000, Block = 00010, Word = 000000
```

Since the cache is empty before this access, this will be a cache **miss** After this access, **Tag field for cache block 00010 is set to 00000**

Access # 2: Address = $(144)_{10}$ = $(000000010010000)_2$

For this address, Tag = 00000, Block = 00010, Word = 010000

Since tag field for cache block 00010 is 00000 before this access, this will be a cache hit (because address tag = block tag)



Example 2

```
Access # 3: Address = (2176)_{10} = (0000100010000000)_2
For this address, Tag = 00001, Block = 00010, Word = 000000
Since tag field for cache block 00010 is 00000 before this access, this will be a cache miss (address tag \neq block tag)
After this access, Tag field for cache block 00010 is set to 00001
```

Access # 4:

```
Address = (2180)_{10} = (000010001000100)_2
For this address, Tag = 00001, Block = 00010, Word = 000100
Since tag field for cache block 00010 is 00001 before this access, this will be a cache hit (address tag = block tag)
```



Example 2

Access # 5:

Address = $(128)_{10} = (0000000010000000)_2$

For this address, Tag = 00000, Block = 00010, Word = 000000

Since tag field for cache block 00010 is 00001 before this access, this will be a

cache miss

(address tag ≠ block tag)

After this access, **Tag field for cache block 00010 is set to 00000**

Access #6:

Address = $(2176)_{10} = (0000100010000000)_2$

For this address, Tag = 00001, Block = 00010, Word = 000000

Since tag field for cache block 00010 is 00000 before this access, this will be a

cache **miss**

(address tag ≠ block tag)


After this access, Tag field for cache block 00010 is set to 00001

Cache hit rate = Number of hits / Number of accesses = 2/6 = 0.333



Example: Set Associative mapping


Characterized by more than one block per set



E-way associative cache



Accessing Set Associative Caches – Set Selection






Accessing Set Associative Caches

Block matching and word selection:

must compare the tag in each valid block in the selected set.






Accessing Set Associative Caches

Block matching and word selection:

must compare the tag in each valid block in the selected set.





2 Way Associative Cache Simulation

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 entry/set

Main memory addresses

0	[0000 ₂]
1	[0001 ₂]
7	[0111 ₂]
8	[1000 ₂]
0	[0000 ₂]

Cache memory

	V	tag	data
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
	0		

Miss Ratio: 3/5 = 0.6

Hit Ratio: 1- Miss Ratio = 0.4

miss

hit

miss

miss

hit



Example 1

Consider a 4 way set associative cache with block size 4 KB. The size of main memory is 16 GB and there are 10 bits in the tag. Find the Size of cache memory

Given-

- •Block size = Line size = $4 \text{ KB} = 2^12 \text{ i.e. offset} = 12 \text{ bits}$
- •Size of main memory = 16 GB = 2³⁴ bytes i.e Physical address = 34 bits
- •Number of bits in tag = 10 bits
- •Set number = 34-(10+12)=12 bits
- Number of blocks or lines = $2^12 \times 4 = 2^14$ lines
- •Size of Cache= 2^14 * 4 kb = 2^16 kb= 64 MB



Example 2

A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a 2-way set associative manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.

- (a) Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address.
- (b) When a program is executed, the processor reads data sequentially from the following word addresses: 128, 144, 2176, 2180, 128, 2176

All the above addresses are shown in decimal values. Assume that the cache is initially empty.

For each of the above addresses, indicate whether the cache access will result in a hit or a miss.



Example 2

Block size = 64 bytes = 2^6 bytes

Therefore, Number of bits in the Word field = 6

Cache size = 2K-byte = 2¹¹ bytes

Number of cache blocks = Cache size / (Block size x Number of blocks per set)

$$= 2^{11}/(2^6 \times 2) = 2^4$$

Therefore, Number of bits in the set field = 4

Total number of address bits = 16

Therefore, Number of bits in the Tag field = 16 - (6+4) = 6

For a given 16-bit address, the 6 most significant bits, represent the *Tag*, the next 4 bits represent the *Block*, and the 6 least significant bits represent the *Word*.



Example 2

Access #1:

Address = $(128)_{10}$ = $(0000000010000000)_2$ For this address, Tag = 000000, Set = 0010, Word = 000000Since the cache is empty before this access, this will be a cache **miss** After this access, **Tag field for the first block in set 0010 is set to 000000**

Access # 2:

```
Address = (144)_{10} = (0000000010010000)_2
For this address, Tag = 000000, Set = 0010, Word = 010000
The tag field for this address matches the tag field for the first block in set 0010. Therefore, this access will be a cache hit.
```



Example 2

Access #3:

Address = $(2176)_{10}$ = $(000010001000000)_2$

For this address, Tag = 000010, Set = 0010, Word = 000000

The tag field for this address does not match the tag field for the first block in set 0010.

The second block in set 0010 is empty. Therefore, this access will be a cache miss.

After this access, Tag field for the second block in set 0010 is set to 000010

Access #4:

Address = $(2180)_{10} = (000010001000100)_2$

For this address, Tag = 000010, Set = 0010, Word = 000100

The tag field for this address matches the tag field for the second block in set 0010.

Therefore, this access will be a cache hit.



Example 2

Access # 5:

Address = $(128)_{10}$ = $(0000000010000000)_2$

For this address, Tag = 000000, Set = 0010, Word = 000000

The tag field for this address matches the tag field for the first block in set 0010.

Therefore, this access will be a cache **hit**.

Access #6:

Address = $(2176)_{10} = (000010001000000)_2$

For this address, Tag = 000010, Set = 0010, Word = 000000

The tag field for this address matches the tag field for the second block in set 0010.

Therefore, this access will be a cache **hit**.



Example 2

Cache hit rate = Number of hits / Number of accesses = 4/6 = 0.666


Compare with direct mapping

Cache hit rate = Number of hits / Number of accesses = 2/6 = 0.333



Sidebar: Multi-Level Caches

Options: separate data and instruction caches, or a unified cache





Q & A CACHE MEMORY MAPPING