

### DIGITAL DESIGN AND COMPUTER ORGANIZATION

### **Systolic Array Matrix Multiply**

Reetinder Sidhu

Department of Computer Science and Engineering



### DIGITAL DESIGN AND COMPUTER ORGANIZATION

### **Systolic Array Matrix Multiply**

#### Reetinder Sidhu

Department of Computer Science and Engineering



### **Course Outline**



- Digital Design
  - Combinational logic design
  - Sequential logic design
- Computer Organization
  - Architecture (microprocessor instruction set)
  - Microarchitecure (microprocessor operation)
    - ★ Systolic Array Matrix Multiply

#### Concepts covered

- Matrix Multiplication
  - Software
  - ▶ Hardware
  - Comparison



### **SYSTOLIC ARRAY MATRIX MULTIPLY Software Matrix Multiplication**



### Systolic Array Matrix Multiply Software Matrix Multiplication



```
Matrix Multiply Algorithm

for (i=0; i<m; ++i) {
   for (j=0; j<n; ++j) {
     for (k=0; k<p; ++k) {
        c[i][j]=c[i][j]+a[i][k]*b[k][j];
     }
   }
}</pre>
```

### Systolic Array Matrix Multiply Software Matrix Multiplication



#### Matrix Multiply Algorithm

```
for (i=0; i<m; ++i) {
  for (j=0; j<n; ++j) {
    for (k=0; k<p; ++k) {
      c[i][j]=c[i][j]+a[i][k]*b[k][j];
    }
}</pre>
```

#### Operations in each Iteration

- Computations each iteration:
  - Loop variable increment and comparison
  - Conditional branch
  - Floating point multiply and add
- On a modern microprocessor, reasonable to assume all three above computations performed in parallel
- So assume time required per iteration is time required to perform floating point multiplication and addition





```
Matrix Multiply Algorithm (m = n = p = 64)

for (i = 0; i < 64; ++i) {
   for (j = 0; j < 64; ++j) {
      for (k = 0; k < 64; ++k) {
        c[i][j] = c[i][j] + a[i][k] * b[k][j];
      }
   }
}</pre>
```



```
Matrix Multiply Algorithm (m = n = p = 64)

for (i=0; i<64; ++i) {
   for (j=0; j<64; ++j) {
      c[i][j]=c[i][j]+a[i][k]*b[k][j];
    }
}</pre>
```

#### Performance Estimate


- Assume m = n = p = 64
- Assume microprocessor clock speed is 4GHz
   So clock period is 0.25ns
- Also assume one floating point operation done every clock cycle
- So each loop iteration takes 0.5ns
- Number of loop iterations:  $64^3 = 262144$
- Time for  $64 \times 64$  matrix multiply  $= 0.5 \times 262144 = 131072$  ns
- Time required for ten  $64 \times 64$  matrix multiplies on a ten core microprocessor = 131072 ns

# SYSTOLIC ARRAY MATRIX MULTIPLY Hardware Implementation of Matrix Multiplication




- To multiply  $n \times n$  matrices, use a 2D array of PEs (Processing Elements)
- Each PE can perform a multiply and accumulate in the same clock cycle
- Matrix multiply can be performed in just 3n 2 clock cycles






































- Hardware implementation clock cycle
  - ▶ ASIC clock cycle  $\approx$  1.5 ns
    - ★ Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - Field Programmable Gate Array



- Hardware implementation clock cycle
  - ▶ ASIC clock cycle  $\approx$  1.5 ns
    - \* Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - ★ Field Programmable Gate Array
- For n = 64, number of clock cycles =  $3 \times 64 - 2 = 191$



- Hardware implementation clock cycle
  - ▶ ASIC clock cycle  $\approx$  1.5 ns
    - ★ Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - ★ Field Programmable Gate Array
- For n = 64, number of clock cycles =  $3 \times 64 - 2 = 191$
- Time for  $64 \times 64$  matrix multiply =  $191 \times 4 = 764$  ns



- Hardware implementation clock cycle
  - ▶ ASIC clock cycle  $\approx$  1.5 ns
    - ★ Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - ★ Field Programmable Gate Array
- For n = 64, number of clock cycles =  $3 \times 64 - 2 = 191$
- Time for  $64 \times 64$  matrix multiply  $= 191 \times 4 = 764$  ns
- Time for ten  $64 \times 64$  matrix multiplies = 7640 ns





- Hardware implementation clock cycle
  - ASIC clock cycle pprox 1.5 ns
    - ★ Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - ★ Field Programmable Gate Array
- For n = 64, number of clock cycles  $= 3 \times 64 2 = 191$
- Time for  $64 \times 64$  matrix multiply =  $191 \times 4 = 764$  ns
- Time for ten  $64 \times 64$  matrix multiplies = 7640 ns

### Hardware Speedup Over Software

• Speedup for ten  $64 \times 64$  matrix multiplies

$$= rac{ ext{Software time}}{ ext{Hardware time}} = rac{131072}{7640} pprox \mathbf{1}^{2}$$



- Hardware implementation clock cycle
  - ▶ ASIC clock cycle  $\approx$  1.5 ns
    - ★ Application Specific Integrated Circuit
  - ► FPGA clock cycle  $\approx$  4 ns
    - Field Programmable Gate Array
- For n = 64, number of clock cycles  $= 3 \times 64 2 = 191$
- Time for  $64 \times 64$  matrix multiply =  $191 \times 4 = 764$  ns
- Time for ten  $64 \times 64$  matrix multiplies = 7640 ns

#### Hardware Speedup Over Software

• Speedup for ten  $64 \times 64$  matrix multiplies

$$= rac{ ext{Software time}}{ ext{Hardware time}} = rac{131072}{7640} pprox \mathbf{17}$$

Hardware implementations of algorithms can be many times faster than software





#### **Need for Hardware Acceleration**

 As mentioned in the beginning of the course, Moore's Law is slowing down



#### **Need for Hardware Acceleration**

- As mentioned in the beginning of the course, Moore's Law is slowing down
- Google makes software (Tensorflow) for ML/AI



#### **Need for Hardware Acceleration**


- As mentioned in the beginning of the course, Moore's Law is slowing down
- Google makes software (Tensorflow) for ML/AI
- Google also makes hardware (Tensor Processing Units) for ML/AI



#### **Need for Hardware Acceleration**

- As mentioned in the beginning of the course, Moore's Law is slowing down
- Google makes software (Tensorflow) for ML/AI
- Google also makes hardware (Tensor Processing Units) for ML/AI

#### **Google Tensor Processing Unit**



Source: https://cloud.google.com/tpu

- 128 × 128 systolic array matrix multipliers
- 700MHz (1.4ns clock period)

Think About It



- Systolic array  $n \times n$  matrix multiplication takes 3n 2 clock cycles
- But each PE computes only for *n* clock cycles
- Can a new matrix multiplication be started before the previous one is complete?
- How many matrix multiplies can be active in the systolic array at any given time?