

**March 2021: IN SEMESTER ASSESSMENT B Tech 4th SEMESTER**

**ISA – 1**

**UE19CS252 - Microprocessor and Computer Architecture**

Time: 2 Hr	Answer All Questions	Max Marks: 60
------------	----------------------	---------------

Q1	<p>a. Write the equivalent ARM code snippet for the following C-language statement. Use conditional instructions.</p> <pre>IF ( R0 == R1 )    ( R1 == R2) R5=R1-R2; ELSE R5 = R1+R2;</pre> <p><b>Solution:</b></p> <pre>.text     MOV R0, #5     MOV R1, #10     MOV R2, #1     CMP R0, R1     BEQ L1     CMP R1, R2     BEQ L1     ADD R5, R1, R2     B L2     L1: SUB R5, R1,R2     L2: SWI 0x011 .end</pre>	3 M 3M <u>4 M</u> 10M				
	<p>b. You are expected to perform <math>Y * 253</math>. Let register R1 holds the initial value of Y and to hold the final result of the operation (Multiplication). Write ARM assembly program to perform the operation, without using the MUL or MLA instruction. Try to use as few instructions as possible.</p> <p><b>One Possible Solution:</b></p> <table><tr><td><pre>.text     MOV R1,#4     MOV R2,#3     RSB R1,R2,R1,LSL #8 .end</pre></td><td><p><b>Solution 2:</b></p><pre>MOV R1,#4 MOV R0,R1,LSL #8 (R0← R1*256) ADD R2,R1,R1,LSL #1 (R2←R1*3) SUB R3,R0,R2</pre></td></tr><tr><td><pre>.text     MOV r1, #4     MOV R2,R1,LSL #8     SUB R1,R2,#3 .end</pre></td><td><pre>.text     MOV R1, #4     MOV R2,#0     LOOP: ADD R2,R2,#253     SUB R1,R1,#1     CMP R1,#0     BNE LOOP     MOV R1,R2 .end</pre></td></tr></table>	<pre>.text     MOV R1,#4     MOV R2,#3     RSB R1,R2,R1,LSL #8 .end</pre>	<p><b>Solution 2:</b></p> <pre>MOV R1,#4 MOV R0,R1,LSL #8 (R0← R1*256) ADD R2,R1,R1,LSL #1 (R2←R1*3) SUB R3,R0,R2</pre>	<pre>.text     MOV r1, #4     MOV R2,R1,LSL #8     SUB R1,R2,#3 .end</pre>	<pre>.text     MOV R1, #4     MOV R2,#0     LOOP: ADD R2,R2,#253     SUB R1,R1,#1     CMP R1,#0     BNE LOOP     MOV R1,R2 .end</pre>	
<pre>.text     MOV R1,#4     MOV R2,#3     RSB R1,R2,R1,LSL #8 .end</pre>	<p><b>Solution 2:</b></p> <pre>MOV R1,#4 MOV R0,R1,LSL #8 (R0← R1*256) ADD R2,R1,R1,LSL #1 (R2←R1*3) SUB R3,R0,R2</pre>					
<pre>.text     MOV r1, #4     MOV R2,R1,LSL #8     SUB R1,R2,#3 .end</pre>	<pre>.text     MOV R1, #4     MOV R2,#0     LOOP: ADD R2,R2,#253     SUB R1,R1,#1     CMP R1,#0     BNE LOOP     MOV R1,R2 .end</pre>					

	<p>c. Let register R0=0xFFFFFFFF and initial value of R13 for all the instruction be 0x00008010. Show the content of stack and update on stack pointer when following instructions are executed.</p> <p>iv. LDR R0,[SP],#4i.STR R0,[SP,#-8]----→0xFFFFFFFF is stored in the address 0x008008</p> <p>ii. STR R0,[SP,#-8]! → 0xFFFFFFFF is stored in the address 0x008008 and SP changes to 0x00008008</p> <p>iii. ADD SP,SP,#4→ R13 will have 0x008014</p> <p>iv. LDR R0,[SP],#4 → R0 get the value in the address 0x008010 and SP will point to 0x00008014</p>																																																																																																																									
Q2	<p>a. If register R1 contains the value 0x5C and register R2 contains the value 0x6A, what are the results of the following ARM instructions:</p> <p>i. EOR R0, R1, R2,                      ii. AND R0, R1, R2</p> <p><b>Solution: (i) R0 = 0x36 (ii) R0 = 0x48</b></p> <p>Consider a “Full Descending (FD)” stack organization. How is the growth of stack observed? Give equivalent instruction for PUSH and POP operations on a FD stack.</p> <p><b>Solution:</b></p> <p>Stack pointer points to topmost element in the stack.</p> <p>Stack grow towards lower address of the memory</p> <p>LDMFD is PoP and STMFD is PUSH.</p> <p>b. Encode the instruction SUB R12,R14,#15.</p> <p>c. Encode the instruction : LDMIA R2! , {R3,R5,R6,R7}</p> <p><b>Solution c: 1110 00 1 0010 0 1110 1100 0000 0000 1111 (E24EC00F)</b></p> <p><b>Solution d: 1110 100 010110010 00000 000 111 01000 (E8B200E8)</b></p>	2 M 2 M 3 M <u>3 M</u> <u>10 M</u>																																																																																																																								
Q3	<p>b. Show how the instructions below are executed on a 5 stage (IF, ID, EXE, MEM, WB) pipeline processor.</p> <ul style="list-style-type: none"><li>Branch is Predicted as <b>Not Taken</b>.</li><li>The result of BEQ is <b>Taken</b> i.e R1== R2.</li><li>Data Forwarding MEM to MEM, EXE to EXE, EXE to MEM is enabled.</li><li>PC update and Comparison happen in EXE stage.</li></ul> <table><tr><td></td><td>1</td><td>2</td><td>3</td><td>4</td><td>5</td><td>6</td><td>7</td><td>8</td><td>9</td><td>10</td><td>11</td><td>12</td><td>13</td><td>14</td></tr><tr><td>Beq R1, R2,X</td><td>IF</td><td>ID</td><td>E</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>LDR R10,[R11]</td><td></td><td>IF</td><td>ID</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SUB R14,R10,R10</td><td></td><td></td><td>IF</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>X:ADD R4,R1,R2</td><td></td><td></td><td></td><td>IF</td><td>ID</td><td>E X E</td><td>M E M</td><td>W B</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>LDR R1,[R4]</td><td></td><td></td><td></td><td></td><td>IF</td><td>ID</td><td>E X E</td><td>M E M</td><td>W B</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>SUB R1,R1,R1</td><td></td><td></td><td></td><td></td><td></td><td>IF</td><td>ID</td><td>S T A L L</td><td>E X E</td><td>M E M</td><td>W B</td><td></td><td></td><td></td></tr><tr><td>ADD R1,R1,R1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>IF</td><td>ID</td><td>E X E</td><td>M E M</td><td>W B</td><td></td><td></td></tr></table> <p>a. Consider a non-pipelined processor using the 5-stage datapath with clock period 0.5 ns. Assume that due to clock skew and pipeline registers, pipelining the processor lengthens the clock cycle period by 10%. Also, assume that the processor uses a unified single-ported cache for data and instruction accesses, resulting in a structural hazard between IF and MEM stages. Suppose that data references represent 30% of the instructions executed and that the ideal CPI of the pipelined</p>		1	2	3	4	5	6	7	8	9	10	11	12	13	14	Beq R1, R2,X	IF	ID	E												LDR R10,[R11]		IF	ID												SUB R14,R10,R10			IF												X:ADD R4,R1,R2				IF	ID	E X E	M E M	W B							LDR R1,[R4]					IF	ID	E X E	M E M	W B						SUB R1,R1,R1						IF	ID	S T A L L	E X E	M E M	W B				ADD R1,R1,R1								IF	ID	E X E	M E M	W B			5 M 5 M <u>10 M</u>
	1	2	3	4	5	6	7	8	9	10	11	12	13	14																																																																																																												
Beq R1, R2,X	IF	ID	E																																																																																																																							
LDR R10,[R11]		IF	ID																																																																																																																							
SUB R14,R10,R10			IF																																																																																																																							
X:ADD R4,R1,R2				IF	ID	E X E	M E M	W B																																																																																																																		
LDR R1,[R4]					IF	ID	E X E	M E M	W B																																																																																																																	
SUB R1,R1,R1						IF	ID	S T A L L	E X E	M E M	W B																																																																																																															
ADD R1,R1,R1								IF	ID	E X E	M E M	W B																																																																																																														

	<p>processor, ignoring the structural hazard is 1. How much speedup can we gain from pipelining? Assume a balanced pipeline and ignore the pipeline fill and drain overheads.</p> <p><b>Solution:</b>  <b>Without pipelining:</b> Clock period = 0.5 ns  CPI = 5  <b>With pipelining:</b> Clock period = 0.5 + (10% * 0.5) = 0.55 ns  30% of instructions access memory during the MEM stage. Each of these instructions results in a structural hazard with a stall penalty of 1 cycle.  Therefore: CPI = Ideal CPI + Stall CPI = 1 + (0.3)(1) = 1.3  Speedup from pipelining = (0.5 ns * 5) / (0.55 ns * 1.3) = 3.5</p>	
Q4	<p>a. It is believed that Speedup in a pipeline processor is equal to K in an ideal execution. Give two reasons why we do not design 100 stage or 1000 stage pipeline processor.</p> <p>b. Choosing efficient data structure for Branch History Table is inevitable to predict the outcome of branch in 1<sup>st</sup> stage of pipeline processor. Explain</p> <p><b>Solution a: CPI increases due to</b>  i. Pipeline register overhead.  ii. Miss Prediction during the execution of branch instructions require flushing.  iii. Latency Increase as delay for each stage is fixed to be the delay of the slowest stage.</p> <p><b>Solution b:</b> Efficient search on BHT will enable prediction in IF stage which lead to no stall, and eliminate the requirement of filling delay slot.</p> <p>c. Consider the 2 bit branch predictor given below</p> <div style="display: flex; align-items: flex-start;"> <div style="flex: 1;"> </div> <div style="flex: 1; padding-left: 10px;"> <p>A Snapshot of the taken or not taken behavior of the branch is as given.  T, T, T, NT, T, NT, NT, NT, NT, T, T, T, T, T, NT</p> <p>Suggest and Justify the starting state which will lead to less miss prediction.</p> <p><b>Solution: With ST: 5 Miss Prediction (Suggested)</b>  WT: 6 Miss Prediction  SNT: 8 Miss Prediction  WNT: 7 Miss Prediction</p> </div> </div> <p>d. List and explain 3 possible solution which you can depend on compiler to overcome CPU stalls due to hazards.  <b>Solutions:</b>  Reordering the Instructions to avoid dependency.  Inserting NOOP to avoid hardware stalls.  Identifying instructions for delay slot.  Static Branch Prediction.</p>	2 M 2 M 3 M <u>3 M</u> 10 M
Q5	<p>a.</p> <p>i. Do you agree that <i>Memory is a bottleneck for performance</i>? Give 3 comments to justify the same. What was the solution proposed by designers?  <b>Solution: Memory Hierarchy (Width of the Bus, Access time, Miss Rate, Cost).</b></p> <p>ii. Justify block transfer instead of word transfer between cache and Memory. Will Block transfer affect the performance?  <b>Solution: Principle of Locality (Temporal and Spatial Locality). If bus width is not sufficient to carry entire block, CPU may need to wait.</b></p> <p>b. Consider a system which uses 8 bits address. The cache is organized in a direct mapped manner. Each block hold 4 word (Assume word is 1 Byte). The cache has 16 Lines.</p>	1+1 M 5 M <u>3 M</u> 10

	<p>i. Identify number of bits for TAG, Lines/ Cache Blocks and Word.</p> <p>ii. Compute the miss rate if the data in the following address is accessed in the given sequence. 106,76,107,171,106,79,107,106,170,76,107</p> <p><b>Solution:</b>  Tag= 2 bits, Line = 4 bits and word = 2 bits</p> <p>106= 01 1010 10  107=01 1010 11  170= 10 1010 10  171= 10 1010 11  106,107,170,171 will be mapped to same Cache Block.  76= 01 0011 00  79= 01 0011 11  76,79 will be mapped to same Line.  Access: 106,76,107,171,106,79,107,106,170,76,107</p> <p>106 is Miss as it is 1<sup>st</sup> access. Placed in 10<sup>th</sup> Line.  76 is Miss as it is 1<sup>st</sup> access. Placed in 3<sup>rd</sup> Line.  107 is Hit as it is already in the 10<sup>th</sup> Line.  171 is Miss, Placed in 10<sup>th</sup> Line replacing 106.  106 is Miss, Placed in 10<sup>th</sup> Line replacing 171.  79 is Hit.  107 is Hit as it is already in the 10<sup>th</sup> Line.  106 is Hit  170 is Miss, Placed in 10<sup>th</sup> Line replacing 106.  76 is Hit  107 is Miss, placed in 10<sup>th</sup> Line replacing 171  <b>Miss rate =6 Miss/ 11</b></p>	
	<p>c. Help me in choosing the best cache design between Version1 and Version2.</p> <p><b>Version 1:</b> Split Cache (D-Cache &amp; I-Cache) with 35% data access. The average miss rate in the L1 instruction cache was 2%. The average miss rate in the L1 data cache was 10% , the miss penalty is 9 CCs.</p> <p><b>Version 2:</b> Unified Cache (Common for Data and Instruction access), with average miss rate 3% for the entire cache and the miss penalty is again 9 CCs.</p> <p>Which design is better and by how much?</p> <p><b>Solution:</b>  Memory Stalls (V1) = <math>1 \times 0.02 \times 9 + 0.35 \times 0.1 \times 9 = 0.495</math>  Memory Stalls ( V2) = <math>0.03 \times 9 = 0.27</math>  <b>Suggestion: Version 2 is the right choice</b></p>	
Q6	<p>Consider the program fragment to copy a zero terminated character string (1 Byte Character) from one location to another. Assume random replacement, write through and write allocate policy is used. The cache is a split cache. The Line size =8 bytes.</p> <p>Strcopy: LDRB R3,[R4]  STRB R3,[R5]  BEQ R3,#0, Exit  ADD R4,R4,#1  ADD R5,R5,#1</p> <p>Exit:</p> <p>i. How many memory accesses occurs per iteration? <b>5 Instruction + 2 Data Access</b></p>	<p>(1+2+1)  +1)  <u>5 M</u>  <u>10 M</u></p>

ii. If the length of string is 6, discuss miss rate and hit rate on D-Cache while copying string from one location to another? <b>Note: Termination character is inclusive in length of the string. 1 Miss and 5 Hit.</b> iii. I suggest you to prefer, Write No Allocate instead of Write Allocate Policy. What motivates you to accept my suggestion? <b>Since each location is accessed only once, it is better to apply Write no allocate and write directly in the memory.</b> iv. I suggest you to prefer, Write Back instead of Write Through. What motivates you to accept my suggestion? <b>Saving extra time to write in RAM.</b>			
b. The cache is organized in a 2-way set associative manner. Each block hold 1 word (Assume word is 1 Byte). The cache has 16 Lines. i. Give the list of data which will remain in cache after accessing the last element if the data are accessed in the sequence given below and LRU replacement policy is followed. 76,107,171,106,140,79,76,171,76, 143,107,212,147 ii. What is the Hit Rate and Miss Rate. iii. Compute the Memory stall considering only the data access and the total data access is 13% of the total instruction executed and Miss Penalty is 25. <b>Solution:</b>			
	Set 0	Hit Rate= 5/13  Miss Rate= 9/13	Memory Stall= Memory Access x Miss rate x Miss Penalty  Memory Stall = 0.13 x (9/13) x 25 = 2.25
	Set 1		
	Set 2		
106	Set 3		
107	Set 4		
<del>171</del> ,147	Set 5		
76	Set 6		
<del>140</del> ,212	Set 7		
79			
143			