

# DDCO

## UNIT - 3

CLASS NOTES


feedback/corrections: vibha@pesu.pes.edu

Vibha Masti

# FINITE STATE MACHINES

continuation

- Mathematical foundation for sequential logic circuits
- consists of two blocks - CL and state block



- Any sequential logic circuit (from a counter to a complex microprocessor) can be represented as an FSM
- Fundamental concept in CSE
- In AFLL, nodes and edges, but to implement, this
- This diagram lacks input & output
- Two types - Mealy type and Moore type FSMs


## Question 1

A snail crawls down a paper tape with 1's and 0's. The snail smiles whenever the last 2 digits it has crawled over are 01. Design Moore and Mealy machines.

### Moore

(input  $\not\rightarrow$  output, output & state)

$$\text{output} = \begin{cases} 1 & \rightarrow \text{smile} \\ 0 & \rightarrow \text{no smile} \end{cases}$$



- as long as we are in a state, o/p is constant

### State Transition Table

current state	Input	Next state	output
$S_0$	0	$S_1$	0
$S_0$	1	$S_0$	0
$S_1$	0	$S_1$	0
$S_1$	1	$S_2$	0
$S_2$	0	$S_1$	1
$S_2$	1	$S_0$	1

[ O/P depends only on current state ]


## Binary Encoding Method

$s_0 = 00$   
 $s_1 = 01$   
 $s_2 = 10$ 
} states, do not  
confuse with  
flip flop names

Current State	Input	Next State	Output
00	0	01	0
00	1	00	0
01	0	01	0
01	1	10	0
10	0	01	1
10	1	00	1

Logic

$s_1$	$s_0$	$x$	$s'_1$	$s'_0$	$y$
0	0	0	0	1	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	1
1	0	1	0	0	1



$$s'_1 = s_0 x$$

$s_0$ 


$s_1$	00	01	11	10
0	1	0	0	1
1	1	0	X	X

$$s_0' = \bar{x}$$


 $y$ 

$s_1$	00	01	11	10
0	0	0	0	0
1	1	1	X	X

$$y = s_1$$



## Mealy



Current State	Input	Next State	Output
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1

s	x	s'	y
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1

$$s' = \bar{s}\bar{x} + s\bar{x} = \bar{x}$$

$$y = sx$$


# ONE HOT ENCODING

- Same number of flip flops as states
- Binary encoding:  $\log_2(\text{states})$  flip flops

## Question 2

Implement the lift problem (Moore & Mealy) with one hot encoding

Moore



## State Encoding Table

state	Encoding
$f_0$	0001
$f_{01}$	0010
$f_1$	0100
$f_{10}$	1000

## Output Encoding Tables

- on-ground

Meaning	Encoding
Lift on ground floor	1
Lift anywhere else	0

- on-first

Meaning	Encoding
Lift on first floor	1
Lift anywhere else	0

- lift-up

Meaning	Encoding
Lift going from ground to first floor	1
Lift anywhere else	0

- lift-down

Meaning	Encoding
Lift going from first to ground floor	1
Lift anywhere else	0

## State Transition Table

Current State				Inputs		Next State			
$s_3$	$s_2$	$s_1$	$s_0$	$switch\_up$	$on\_floor$	$s'_3$	$s'_2$	$s'_1$	$s'_0$
0	0	0	1	0	0	0	0	0	1
0	0	0	1	0	1	0	0	0	1
0	0	0	1	1	0	0	0	1	0
0	0	0	1	1	1	0	0	1	0
0	0	1	0	0	0	0	0	1	0
0	0	1	0	0	1	0	1	0	0
0	0	1	0	1	0	0	0	1	0
0	0	1	0	1	1	0	1	0	0
0	1	0	0	0	0	1	0	0	0
0	1	0	0	0	1	1	0	0	0
0	1	0	0	1	0	0	1	0	0
0	1	0	0	1	1	0	1	0	0
1	0	0	0	0	0	1	0	0	0
1	0	0	0	0	1	0	0	0	1
1	0	0	0	1	0	1	0	0	0
1	0	0	0	1	1	0	0	0	1

- Not using k-maps (6 inputs)
- We have only learnt 4 variable k-maps
- Can be minimised using Boolean identities

$s_3'$  (SOP)

$$\begin{array}{ll} \overline{s_3} s_2 \overline{s_1} \overline{s_0} & \text{switch-up } \overline{\text{on-floor}} + \\ \overline{s_3} s_2 \overline{s_1} s_0 & \text{switch-up } \text{on-floor} + \end{array}$$

$$\begin{array}{ll} s_3 \overline{s_2} \overline{s_1} \overline{s_0} & \text{switch-up} + \overline{\text{on-floor}} + \\ s_3 \overline{s_2} \overline{s_1} s_0 & \text{switch-up} + \text{on-floor} + \end{array}$$

(Boolean identities)

$$= \overline{s_3} s_2 \overline{s_1} \overline{s_0} \text{ switch-up} + s_3 \overline{s_2} \overline{s_1} \overline{s_0} \overline{\text{on-floor}}$$

We know through one-hot encoding that at any given time, only one of the 4 inputs is high (1)

$$= s_2 \text{ switch-up} + s_3 \overline{\text{on-floor}} \rightarrow \text{much simpler than Binary encoding}$$

$$s_2' = s_1 \text{ on-floor} + s_2 \text{ switch-up}$$

$$s_3' = s_0 \text{ switch-up} + s_1 \overline{\text{on-floor}}$$

$$s_4' = s_0 \text{ switch-up} + s_0 \text{ on-floor}$$

## Output Table

State				Outputs			
$s_3$	$s_2$	$s_1$	$s_0$	$on\_ground$	$on\_first$	$lift\_up$	$lift\_down$
0	0	0	1	1	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
1	0	0	0	0	0	0	1


$$on\_ground = s_0$$

$$on\_first = s_2$$

$$lift\_up = s_1$$


$$lift\_down = s_3$$

## Logic Circuit



- critical path delay for next state logic is reduced
- output logic simplified

## Mealy



## State Encoding Table

State	Encoding (s,s <sub>0</sub> )
$f_0$	01
$f_1$	10

## Output Encoding Tables

- on-ground

Meaning	Encoding
Lift on ground floor	1
Lift anywhere else	0

- on-first

Meaning	Encoding
Lift on first floor	1
Lift anywhere else	0

- lift-up

Meaning	Encoding
Lift going from ground to first floor	1
Lift anywhere else	0

- lift-down

Meaning	Encoding
Lift going from first to ground floor	1
Lift anywhere else	0

### State Transition Table + Output

Current State		Input		Next State		Output			
$s_1$	$s_0$	on-floor	switch-up	$s_1$	$s_0$	on-ground	on-first	lift-up	lift-down
0	1	0	0	0	1	0	0	0	1
0	1	0	1	0	1	0	0	0	1
0	1	1	0	0	1	1	0	0	0
0	1	1	1	1	0	0	0	1	0
1	0	0	0	1	0	0	0	1	0
1	0	0	1	1	0	0	0	1	0
1	0	1	0	0	1	0	0	0	1
1	0	1	1	1	0	0	1	0	0

### Outputs

$$\text{on-ground} = s_0 \cdot \overline{\text{on-floor}} \cdot \overline{\text{switch-up}}$$

$$\text{on-first} = s_1 \cdot \overline{\text{on-floor}} \cdot \overline{\text{switch-up}}$$

$$\text{lift-up} = s_1 \cdot \overline{\text{on-floor}} + s_0 \cdot \text{on-floor} \cdot \text{switch-up}$$

$$\text{lift-down} = s_0 \cdot \overline{\text{on-floor}} + s_1 \cdot \text{on-floor} \cdot \overline{\text{switch-up}}$$

## One Hot Encoding Method

- no. of bits = no. of states
- $s_0 \rightarrow 001$
- $s_1 \rightarrow 010$
- $s_2 \rightarrow 100$


at any  
given time,  
1 bit is hot

### Question 3

A snail crawls down a paper tape with 1's and 0's. The snail halts whenever the last 2 digits it has crawled over are 01. Design Moore and Mealy machines. Use one hot encoding.

#### Moore

$s_0$	$s_1$	$s_2$	$x$	$s_2'$	$s_1'$	$s_0'$	$y$
0	0	1	0	0	1	0	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	1	0	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	0	1	1



$$S_2' = \overline{S_2} S_1 \overline{S_0} x \\ = S_1 x$$


lower critical path delay

$$S_1' = \overline{S_2} \overline{S_1} S_0 x + \overline{S_2} S_1 \overline{S_0} x + S_2 \overline{S_1} \overline{S_0} \bar{x} \\ = S_0 x + S_1 x + S_2 \bar{x}$$

$$S_0' = \overline{S_2} \overline{S_1} S_0 x + S_2 \overline{S_1} \overline{S_0} x \\ = S_0 x + S_2 x$$

$$y = S_2 \overline{S_1} \overline{S_0} \bar{x} + S_2 \overline{S_1} \overline{S_0} x \\ = S_2$$

Mealy



$$S_0 \rightarrow 01 \\ S_1 \rightarrow 10$$

$S_1$	$S_0$	$x$	$S_1'$	$S_0'$	$y$
0	1	0	1	0	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	0	1	1

$$s_1' = \bar{s}_1 s_0 \bar{x} + s_1 \bar{s}_0 \bar{x}$$

$$= s_0 \bar{x} + s_1 \bar{x}$$

$$s_0' = \bar{s}_1 s_0 x + s_1 \bar{s}_0 x$$


$$= s_0 x + s_1 x$$

$$y = s_1 \bar{s}_0 x$$


$$= s_1 x$$

#### Question 4

Sequence detector  $\rightarrow 111$



#### Moore



$s_1$	$s_0$	$x$	$s'_1$	$s'_0$	$y$
0	0	0	0	0	0
0	0	0	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1


$s'_1$	$s'_0$
$s_1x$ $s_0$	$s_1x$ $s_0$
$00$ $01$ $11$ $10$ 0    0    1    0 1    1    1    0	$00$ $01$ $11$ $10$ 0    1    0    0 1    1    1    0

$$s'_1 = s_1x + s_0x$$

$$s'_1 = \bar{s}_1x + s_0x$$

$$y = s_1s_0$$


Mealy



## Question 5


### Traffic light controller (FSM)

- Two sensors:  $T_A, T_B$
- Two lights:  $L_A, L_B$



- Clock: every 5 seconds
- Reset button for known initial state (green-academic ave, red-bravado blvd.)
- $L_A / L_B$  are outputs (red, yellow, green) based on inputs from  $T_A / T_B$
- While  $T_A$  is 1,  $L_A$  remains green
- When  $T_A$  becomes 0,  $L_A$  becomes red and  $L_B$  is green
- Starts collecting data from  $T_B$ , not  $T_A$ .

Moore



## State Encoding Table

State	Encoding
$s_0$	00
$s_1$	01
$s_2$	10
$s_3$	11

## State Transition Table

Current State		Inputs		Next State	
$s_i$	$s_o$	$T_A$	$T_B$	$s_i'$	$s_o'$
0	0	0	X	0	1
0	0	1	X	0	0
0	1	X	X	1	0
1	0	X	0	1	1
1	0	X	1	1	0
1	1	X	X	0	0

## Output Encoding Table


Output	Encoding
green	00
yellow	01
red	10

## Output Table

Current State		Outputs			
$S_1$	$S_0$	$L_{A1}$	$L_{A0}$	$L_{B1}$	$L_{B0}$
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1

$$L_{A1} = S_1 \\ L_{A0} = \overline{S_1} S_0$$

$$L_{B1} = \overline{S_1} \\ L_{B0} = S_1 S_0$$




# REVERSE ENGINEERING

- Given a logic circuit, determine FSM

## Question 6

Reverse engineer the following circuit



Input States :  $A_0 \& A_1$  ] inputs  
Current states:  $S_1 \& S_0$  (16 rows)

Next states:  $S'_1 \& S'_0$

Output: unlock

## Next State Logic

Current State		Input		Next State	
S <sub>1</sub>	S <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	S <sub>1'</sub>	S <sub>0'</sub>
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	0	0

- Next state never reaches 11
- We can therefore eliminate the current state 11 rows
- Whenever current state is 10, next state is always

Current State		Input		Next State	
S <sub>1</sub>	S <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	S <sub>1'</sub>	S <sub>0'</sub>
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	x	x	0	0

$$S_1' = \bar{S}_1 S_0 \bar{A}_1 A_0$$


$$S_0' = \bar{S}_1 \bar{S}_0 A_1 A_0$$

$$\text{unlock} = S_1$$

## State Encoding and Output


state	$S_1$	$S_0$	output
$S_0$	0	0	0
$S_1$	0	1	0
$S_2$	1	0	1

FSM



# COUNTERS

- Clock period of 2.6 GHz frequency is 0.5 ns
- Measure / Keep time based on clock cycles
- Counters are Moore type FSMs having nodes arranged in a circle
- No inputs required




## INCREMENTER COUNTER

### n-Bit Counter


- From 0 to  $2^n - 1$
- Every clock cycle we need to store the current clock value and then increment it every clock cycle.

## Storing n bits


- n d-flip flops with a common clock
- n-bit register



## n-bit incrementer




## 4-bit incrementer counter



- only stores incremented value when  $clk = 1$

## DECREMENTOR COUNTER

### 4-bit decrementer counter




## Applications


1. Iterations in logic design ( $n \times n$ -bit shift-add multiplier requires  $n$  iterations)
2. Interrupt timers (Schedulers in OS)
3. Software timeouts (loading webpage)

### Question 7

Construct a combined incrementor / decrementer counter





1. Approach: use a mux to either increment or decrement




## 2. Different approach

Combined HA/HS



### 3. Using FSMs

if  $\overline{\text{inc}} = 1$ , up  
 $\overline{\text{inc}} = 0$ , down



State Transition Table

Current State $S_1(t)$ $S_0(t)$	Inputs count inc	Next State $S_1(t+1)$ $S_0(t+1)$	Output $Z_1$ $Z_0$
0 0	0 X	0 0	0 0
0 0	1 0	1 0	0 0
0 0	1 1	0 1	0 0
0 1	0 X	0 0	0 1
0 1	1 0	0 0	0 1
0 1	1 1	1 0	0 1
1 0	0 X	1 0	1 0
1 0	1 0	0 1	1 0
1 0	1 1	0 1	1 0
1 1	0 X	0 0	1 1
1 1	1 0	0 0	1 1
1 1	1 1	0 0	1 1

## Output

$$Z_0 = S_0(t)$$

$$Z_1 = S_1(t)$$

## Next State

count inc

$S_1(t) \ S_0(t)$	00	01	11	10
00	0	0	0	1
01	0	0	1	0
11	1	1	0	1
10	1	1	1	0

$$S_1(t+1) = \overline{\text{count}} \ S_1(t) + S_1(t) S_0(t) \overline{\text{inc}} + S_1(t) \overline{S_0(t)} \text{inc} + \\ \overline{S_1(t)} S_0(t) \text{count inc} + \\ \overline{S_1(t)} \overline{S_0(t)} \text{count inc}$$


## K-map

count inc

$S_1(t) \ S_0(t)$	00	01	11	10
00	0	0	1	1
01	1	1	0	0
11	1	1	0	0
10	0	0	1	1

$$S_0(t+1) = \overline{\text{count}} \ S_0(t) + \overline{S_0(t)} \text{count}$$

# Logic circuit



$$\begin{aligned}
 s_i(t+1) &= \overline{\text{count}} \ s_i(t) + s_i(t) s_o(t) \overline{\text{inc}} + s_i(t) \overline{s_o(t)} \ \text{unc} + \\
 &\quad s_i(t) s_o(t) \overline{\text{count}} \ \text{inc} + \\
 &\quad s_i(t) \overline{s_o(t)} \ \text{count} \ \overline{\text{inc}} \\
 &- \overline{\text{count}} \ s_i(t) + s_i(t) [s_o(t) \oplus \text{inc}] + \overline{s_i(t)} \text{count} \\
 &\quad (\overline{s_o(t)} \oplus \text{inc})
 \end{aligned}$$

$$S_0(t+1) = \overline{\text{count}}\ S_0(t) + \overline{S_0(t)} \text{count} = \text{count} \oplus S_0(t)$$

# ARBITRARY MODULUS COUNTER

- 0 to  $k-1$
- select  $2^{n-1} < k < 2^n$
- start with an n-bit (modulus  $2^n$ ) incrementing counter
- ability to detect when the count value has reached  $k-1$
- ability to reset the value to 0 when  $k-1$  is reached

## Approach

- D-flip flops with reset
- And gate for  $k-1$
- Some inputs may need to be inverted (minterm)


## Question 8

$k=5$  (0-4, 0-4 ...) counter

Count sequence: 000, 001, 010, 011, 100, 000 ...



$$2^2 < 5 < 2^3$$

when  $q_2 q_1 q_0 = 100$ , reset signal




## Settable Flip Flop

- when  $\text{set} = 1$ , value stored is 1
- else as usual
- used in **ring counters**



## Ring Counter


- if reset signal applied, all d flip flops become 0 and no counting happens.
- one settable flip flop used with reset signal
- n-modulo counter



- initial value: 001
- next clock cycle: 100
- next clock cycle: 010
- next clock cycle: 001
- Also called **one-hot counter** (just like one-hot encoding)

- Seems less efficient in terms of space, but faster clock speeds attainable

## n-Bit Johnson Counter




- initial value: 001
- next cycle : 000


100	0
110	4
111	6
011	7
001	3
000	1

# DEMULTIPLEXERS


## MUX




logic circuit



## DEMUX




logic circuit




- data direction opposite

## 1:4 Demux



## 1:4 demux using 1:2 demuxes



## 1:n demux

- no. of outputs =  $n$
- no. of control inputs =  $\lceil \log_2(n) \rceil$  ceiling
- no. of inputs = 1
- similar to mux where no. of inputs =  $n$ , no. of control inputs =  $\lceil \log_2(n) \rceil$ , no. of outputs = 1


## Question 9


Construct a 1:5 demux using

- (a) 1:2 demuxes
- (b) AND, OR and NOT gates

(a)


$$\begin{aligned}O_0 &= \overline{j_2} \overline{j_1} \overline{j_0} i \\O_1 &= \overline{j_2} j_1 \overline{j_0} i \\O_2 &= \overline{j_2} j_1 j_0 i \\O_3 &= j_2 j_1 \overline{j_0} i \\O_4 &= j_2\end{aligned}$$





(b) AND, OR and NOT gates

$$\begin{aligned}O_0 &= \bar{j}_2 \bar{j}_1 \bar{j}_0 i \\O_1 &= \bar{j}_2 \bar{j}_1 j_0 i \\O_2 &= j_2 j_1 \bar{j}_0 i \\O_3 &= j_2 j_1 j_0 i \\O_4 &= j_2\end{aligned}$$



## Memory Arrays

- high-level arrays : name + index (software)
- 2 operations : read array location , write at location
- implementation in hardware)

Read

$$x = a[i];$$

operation performed at RHS  
input = index

Write

$$a[i] = x;$$


{ input = data  
input = index


- index: software , addr: hardware (address)
- size of index (software)  $\rightarrow$  32 bit int (eg)
- size of index (hardware)  $\rightarrow$  8 bit (1 byte)  $\leq 256$   
 $\rightarrow$  9 bit  $\longrightarrow \leq 512$
- generally , for  $n$  memory locations,  $\lceil \log_2 n \rceil$  bits for address

## Simplest Memory Array

8 memory locations, 1-bit storage


- 8 d-flip flops with enable used to store values at 8 different locations
- clock inputs are common
- address: 3 bits





- called random access memory

8 memory locations, 16-bit words  
 8 word x 16 bit  
 $8 \times 16$



## Memory Port

- set of signals that provide read/write access
- One read/write port: addr, wr, din and dout

## Carry-Lookahead & Prefix Adder


- Evaluate performance by estimating area and time requirements

For 2-input AND/OR/XOR gates

- Area of each AND, OR, XOR gate estimated to be  $a_g$
- Propagation delay of every 2-input gate estimated to be  $t_g$

For k-input AND/OR/XOR gates

- Area =  $(k-1)a_g$
- Propagation delay =  $\lceil \log_2 k \rceil t_g \rightarrow$  tree design, like MUX



## Ripple Carry Adder Area and Time


- Sum: 1 3-input gate
- Carry: 5 2-input gates

Area requirements

- n-bit ripple carry adder occupies  $7n a_g$  area

Time requirements

- Propagation delay from  $C_0$  to  $C_{n-1}$
- signal passes through three gates in each of the  $n-1$  stages
- delay =  $3(n-1)t_g$
- sum computation:  $2t_g$  time required for 3 input XOR gate
- n-bit ripple carrier takes  $(3n-1)t_g$  time



- To reduce delay, carry-lookahead  $\epsilon_4$  prefix adders
- Computation time increases linearly with no. of gates (very slow)
- Speed can be improved by eliminating the carry chain

Compute Carry Values Directly from  $a_i \& b_i$

$$\begin{aligned} c_1 &= a_0 b_0 + a_0 c_0 + b_0 c_0 \\ &= a_0 b_0 + (a_0 + b_0) c_0 \end{aligned}$$

$$\begin{aligned} c_2 &= a_1 b_1 + (a_1 + b_1) c_1 \\ &= a_1 b_1 + (a_1 + b_1)(a_0 b_0 + (a_0 + b_0) c_0) \\ &= a_1 b_1 + (a_1 + b_1) a_0 b_0 + (a_1 + b_1)(a_0 + b_0) c_0 \end{aligned}$$

Let us make the following substitution to simplify

$$\begin{aligned} g_i &= a_i b_i \\ p_i &= a_i + b_i \end{aligned}$$

$$c_1 = g_0 + p_0 c_0 \quad ] \quad 1 = 4$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0 = 10$$

$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0 = 18$$

$$c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0 = 28$$


Why  $p$  &  $g$ ?

Consider  $c_3$

- $g_2 = a_2 b_2$
- if  $a_2 = 1$  &  $b_2 = 1$ ,  $c_3$  is guaranteed to be high
- $\therefore g$  stands for generate
- $p_2 = a_2 + b_2$
- if carry is generated at 2 & propagated to 3,  $c_3$  is high
- if carry is generated at 1 & propagated to 2 & then 3,  $c_3$  is high
- $\therefore p$  stands for propagate

## Circuit Diagram

- bubbles & inverters can be ignored
- here, 1-4 & not 0-3



- Complexity increases from 1 to 4
- From left to right, complexity increases very rapidly

## Performance Estimate

- for  $c_1$ , 4 gates required 4
  - for  $c_2$ , 10 gates total 6
  - for  $c_3$ , 18 gates total 8
  - for  $c_4$ , 26 gates total 10
  - for  $c_i$ , no of gates required is  $2i+2$  greater than gates required for  $c_{i-1}$
  - So  $i(i+3)$  gates required from  $c_1$  to  $c_i$   $n^2+3n$  for  $c_1$  to  $c_n$
  - Each three input XOR gate counts as 2 gates
- $s_1 \rightarrow 2 \text{ XOR}$   
 $s_2 \rightarrow 2 \text{ XOR}$   
 $s_3 \rightarrow 2 \text{ XOR}$   
 $s_4 \rightarrow 2 \text{ XOR}$  ] 2n
- n-bit carry lookahead adder would require  $n^2+5n$  gates

## Time Estimate

$$c_1 = g_0 + p_1 c_0$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$$

$$c_4 = g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$$

## Critical path delay depends on

i)  $p_i$  and  $g_i$  computation

- tg time required for 2-input AND / OR gate

## 2) Carry computation delay

- time required for  $c_i$  depends on  $i$
- longest delay:  $c_{n-1}$  term
- delay for minterm  $P_{n-2} P_{n-3} \dots P_0$  is longest (last minterm)
- time required  $\lceil \log_2(n) \rceil t_g$  for  $n$ -input AND gate
- delay for the OR of all minterms requires  $\lceil \log_2(n) \rceil t_g$  time

## 3) Sum computation

- $2t_g$  time for 3-input XOR gate

Total delay

$$2\lceil \log_2(n) \rceil t_g + 3t_g$$


## Performance Comparison

	Area	Time
Ripple carry	$7na_g$	$2at_g(3n-1)t_g$
Carry-lookahead	$(n^2 + 5n)a_g$	$2\lceil \log_2(n-1) \rceil t_g + 3t_g$

- time increases as  $\log_2 n$ , which is much faster than a ripple carry adder
- area increases as  $n^2$  which is difficult to scale

## Hybrid Approach Solution

- split adder into a number of blocks
- use carry lookahead technique to add bits in each block
- blocks combined together using ripple carry technique
- 32-bit adders use **4-bit blocks**




- Better speed than ripple carry adder and better space than carry-lookahead


## Further Optimisation

- Critical path:  $a_0, b_0, C_{in}$  to  $S_{31}$
- Therefore,  $c_3, c_7, \dots, c_{27}$  need to be computed quickly
- Not essential to compute  $s_0$  to  $s_{30}$  quickly
- Can use **ripple carry** inside each block to compute sum outputs
- Use CLA only for  $c_3, c_7, \dots, c_{27}$  in each block

save  
space



(a)



$$C_{out} = g_3 + p_3 g_2 + p_2 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 C_{in}$$

$$= g_3 + p_3(g_2 + p_2 g_1 + p_2 p_1 g_0) + p_3 p_2 p_1 p_0 C_{in}$$

$$= g_3 + p_3(g_2 + p_2(g_1 + p_1 g_0)) + p_3 p_2 p_1 p_0 C_{in}$$

can be computed ahead of time

$C_{in}$  takes longest to come from previous block

## Critical Path Delay

- Three parts

- 1) compute all p's and g's

- 2) carry needs to propagate from  $c_0$  to  $c_{27}$

- 3) compute sum  $s_{31}$

1) Time taken to compute various p & g values

- Compute  $p_i$  &  $g_i$  ( $0 \leq i \leq 4$ ) in each block in time  $t_{pg}$

- Compute  $g_{3:0}$  in each block in time  $t_{pg-block}$

$$g_i = a_i b_i \quad p_i = a_i + b_i$$

all  $t_{pg}$ 's  
at once

computed  
parallelly

2) Time taken for carry to propagate from  $c_0$  to  $c_{27}$

- In each block,  $c_{in}$  propagates through one AND & one OR block in time  $t_{AND-OR}$

- Since carry propagates in the above manner through first seven blocks, time required is  $7t_{AND-OR}$  ( $0, 3, \dots, 27$ )

3) Time taken to compute  $s_{31}$

- Once  $c_{27}$  is available, needs to propagate through four full adders, each of which takes time  $t_{FA}$

- Time required is  $4t_{FA}$

## Critical Path Delay

$$t_{CLA} = t_{pg} + t_{pg-block} + 7t_{AND-OR} + 4t_{FA}$$

## Generalising

- N-bit adder using k-bit blocks
- $\frac{N}{k}$  blocks each of size k used


$$t_{CLA} = t_{pg} + t_{pg-block} + \left(\frac{N}{k} - 1\right) t_{AND-OR} + k t_{FA}$$

## Parallel Prefix Adder


- Requires less area than CLA
- Faster than RCA

## Parallel Prefix Incrementor

- Simpler than adder
- In order to understand
- Ripple carry incrementor




## Using Gates




Without inc signal

- inc always 1



Incrementer Carry Chain

- only carry chain
- assuming 2-input gate takes time  $t_g$  and area  $a_g$
- carry chain:  $(n-1)a_g$  and  $(n-1)t_g$



- Given  $n$  inputs  $i_0, i_1, i_2, \dots, i_{n-1}$  and  $n$  outputs  $o_0, o_1, o_2, \dots, o_{n-1}$

$$o_0 = i_0$$

$$o_1 = i_0 i_1$$

$$o_2 = i_0 i_1 i_2$$

:

:


$$o_{n-1} = i_0 i_1 i_2 \dots i_{n-1}$$

- Each output statement computed based on inputs so far (prefix of input sequence) called **prefix problem**

### Parallel Prefix Computation of Incrementer Carry Chain

- 16-inputs

- Assume it works for 8 inputs
  - Extend to 16 bits
  - Solve using recursion



- In-between wire at position 8


$$o_8 = i_0 i_1 i_2 \dots i_8 \text{ (by definition)}$$

$$o_7 = i_0 i_1 i_2 \dots i_7$$

$$\therefore o_8 = o_7 i_8$$

- We AND all the in-between wires with  $o_7$


2. Assume it works for 4 inputs



$$o_4 = o_3 i_8 \text{ (by definition)}$$

- Perform the same AND operation


3. Assume it works for 2 inputs




$$o_2 = i_1 \cdot i_2 \quad (\text{by definition})$$

- Perform AND operation again

4. Assume it works for 1 input



5. For 1-input,  $O_0 = i_0$



- Due to parallel computation, only  $4tg$  time required
- $O_3$  is not computed using  $O_2$ , but it is computed with the results of  $i_0, i_1$  ( $O_1$ ) and  $i_2, i_3$
- Reduces ripple dependencies (time)
- Area:  $4 \times 8 = 32$  AND gates (each row has 8 gates)

### Generalising


- $n/2$  AND gates per row
- $\log_2 n$  rows

$$\text{Area} = (n/2)(\log_2 n) \text{ ag}$$


$$\text{Time} = (\log_2 n) tg$$

↙ ceil for  
non-powers

## Parallel Prefix Incrementor



prev carry AND  $a_i$




	Area	Time
Ripple carry	$2(n - 1)a_g$	$(n - 1)t_g$
Parallel prefix	$\frac{n}{2}(\log_2 n)a_g + (n - 1)a_g$	$(\log_2 n + 1)t_g$

- Area less than  $n^2$  of CLA


## Parallel Prefix Applicability

- Only works for associative functions  
 $a \cdot (b \cdot c) = (a \cdot b) \cdot c$

### 4-BIT RIPPLE CARRY ADDER



### Gates



$$s_i = a_i \oplus b_i \oplus c_i$$

$$c_{i+1} = a_i b_i + b_i c_i + c_i a_i = a_i b_i + c_i (a_i + b_i)$$

- is it associative?

## Generate & Propagate

$g_i$  = carry generated in position  $i$   
 $g_i = a_i b_i$


$p_i$  = carry propagated in position  $i$   
 $p_i = a_i + b_i$

$$c_{i+1} = g_i + p_i c_i$$

$$g_{0:i+1} = g_i + p_i g_{0:i}$$

$$p_{0:i+1} = p_i p_{0:i}$$


$$c_{i+1} = g_{0:i+1}$$



## Associative Operation

$$(p_i, g_i) \otimes (p_j, g_j) = (p_i p_j, g_i + p_i g_j)$$


for i=1, j=0




$$(p_i g_i) \otimes ((p_j, g_j) \otimes (p_k, g_k))$$

$$((p_i, g_i) \otimes (p_j, g_j)) \otimes (p_k, g_k)$$


## Single cell for Computation



## Parallel Prefix for $\otimes$ 2 inputs & 2 outputs



## Parallel Prefix Adder $\oplus$ (many errors in slide diagram)



computes  $P_i$  &  $g_i$

## Critical Path Delay

- Computation of  $p_i$  and  $g_i$  :  $t_{pg}$
- $p_{i:j}$  and  $g_{i:j}$  computation:  $t_{pg\text{-prefix}}$
- $s_i$  computation:  $t_{XOR}$

$$t_{PA} = t_{pg} + (\log_2 N) t_{pg\text{-prefix}} + t_{XOR}$$

## Question 10

Compare time delay of 32 bit CLA (4-bit blocks) and 32 bit Ripple carry adder

$$t_{FA} = 300 \text{ ps} \quad t_{2\text{-input}} = 10$$

$$t_{RCA} = 300 \times 32 = 9.6 \text{ ns}$$

$$t_{CLA} = t_{pg} + t_{pg\text{-block}} + \left(\frac{N}{k} - 1\right) t_{AND-OR} + K t_{FA}$$

$g_0, p_0 \dots g_3, p_3 \rightarrow$  can be parallel

$$= t_{pg} \text{ time} = 100 \text{ ps}$$

$$t_{pg\text{-block}} (g_{0:3}, g_{4:7} \dots) \xleftarrow{6 \text{ gates}} = 6 \times 2\text{-input delay}$$

$$= 6 \times 100 = 600 \text{ ps}$$

$$t_{AND-OR} = 2 \times 100 = 200 \text{ ps}$$

$$\begin{aligned} t_{CLA} &= 100 + 600 + 7 \times 200 + 4 \times 300 \\ &= 3.3 \text{ ns} \end{aligned}$$


## Question 11

## Symmetric Boolean function

only combination of 1's & 0's matters, not permutation


## Question 12

## Construct decoder from demux



## Question 13

## Construct demux from decoder



### Question 14

Using 2's complement representation, 8-bit

- (a) -0 to 255  
(b) -128 to 127

- (c) -128 to 128  
(d) -127 to 127

### Question 15

Using unsigned representation, 10-bit number can represent numbers from

0 - 1023

### Question 16

How many 2-input gates are required for constructing 2:1 MUX?

3 gates (3 Nand gates)