

DIGITAL DESIGN & COMPUTER ORGANISATION

Multiplication-2

Sudarshan T S B., Ph.D.

Department of Computer Science & Engineering



DIGITAL DESIGN & COMPUTER ORGANISATION

Multiplication-2

Sudarshan T S B., Ph.D.

Department of Computer Science & Engineering

Course Outline



- Digital Design
 - Combinational logic design
 - Sequential logic design
 - ★ Multiplication 2
- Computer Organisation
 - Architecture (microprocessor instruction set)
 - Microarchitecture (microprocessor operation)

Concepts covered

- Shift-Add Multiplication
- Booth Algorithm

Multiplication-2

Shift - Add Multiplication



- Very hardware intensive
- Expensive & waste of resources
- Multicycle (Shift-Add) Multiplier
 - Add & Shift the multiplicand
 - Iterate the process through the bits of multiplier

1101 X1011	Shift Right and Add
0000	Initial result
1101	Multiplier = 1; Add Multiplicand
1101	
1101	Shift Right
1101	Multiplier = 1; Add Multiplicand
100111	
100111	Shift Right
	Multiplier = 0; No Add
100111	
100111	Shift Right
1101	Multiplier = 1; Add Multiplicand
10001111	(143) Product, P



Shift - Add Multiplication


Implementation

- Use an Adder circuitry to do repeated addition
- Multiplication through spatial addition, requires a single n-bit adder doing addition n times.
- After every addition, the result has to be shifted right once.
- Monitor the multiplier bit to add multiplicand to the partial product.
- Repeat the add shift right process for the number of multiplier bits.
- All the control signals has to be generated for this sequential process appropriately, by a control sequencer.
- Requires n-cycles for n times addition.
- This technique is used for unsigned binary numbers multiplication or positive signed binary numbers multiplication



Shift - Add Multiplication

- We Require:
 - Accumulator register A
 - Multiplier Q
 - ► Multiplicand M
 - N-bit Adder
 - Control signals for Shift and Add



	M				
	1101				
0	0000	1011			
С	Α	Q			
0	1101	1011	Q ₀ =1, Add M		
0	0110	1101	Shift Right		
1	0011	1101	Q ₀ =1, Add M		
0	1001	1110	Shift Right		
0	1001	1110	Q ₀ =0, No Add		
0	0100	1111	Shift Right		
1	0001	1111	Q ₀ =1, Add M		
0	1000	1111	Shift Right		
	(143) Product, P				



Signed Multiplication

Observation

- Here, if multiplicand(M) is negative or multiplier(Q) is negative, then product(P) is negative.
- If M is negative and Q also is negative, then product is positive
- Hence sign(Product, P) = sign(M) xor sign(Q)

Hence


- Convert M and Q to positive numbers with (n-1) bits
- Multiply positive numbers using shift-add method
- Compute sign; depending on the sign, convert the product accordingly


Alternatively,

- Perform sign-extension on shift in shift-add method
- Use Booth algorithm



Shift - Add Multiplication







Use Booth Algorithm for both positive and negative M & Q for the following reasons

- To reduce number of additions when sequence of 1's are in multiplier
- To treat both positive and negative 2's complement n-bit operands uniformly

MULTIPLICATION - 2 Booth Multiplier



The method is a school trick: When multiplying by 9

- Multiply by 10
- Subtract once

```
Ex: 234 x 9
234 x 10
------
2340
- 234
```

2106

Apply to binary:When multiplying by 7Multiply by 8Subtract one

Ex: 0101 x 0111 0101 x 100 -1 ------1111011

000000 00000 0101

0100011 (+35) 🗸

Method is known as Booth Recode Reduces sequence of 1's to zeros and -1 Thus reduces number of additions

Booth's Multiplier



```
Transitions are represented as:

0 0 \rightarrow 0

0 1 \rightarrow +1

1 0 \rightarrow -1


1 1 \rightarrow 0

Ex:

0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 0 0 (16270)

0 0 0 1 0 0 0 0 0 0 0 -1 0 0 1 0 0 -1 0 (16270)

No. of add & sub : 10 vs. 4
```



```
Depending on Bit(i+1) and Bit(i) of the Multiplier, Q following operation can be defined on A:

0 0 \rightarrow \text{Shift Right } (0 \times M)

0 1 \rightarrow \text{Add M } (+1 \times M)

1 0 \rightarrow \text{Subtract } (2'\text{s complement}) \text{ M } (-1 \times M)

1 1 \rightarrow \text{Shift Right } (0 \times M)
```

MULTIPLICATION - 2 Booth Multiplier



$0\ 0\ 0\ 1\ 1\ 1\ 0\ 1$ Shift Right with Sign Extension $0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 1$ $Q_0\ Q^{-1}$ =11, Shift Right with Sign $1\ 1\ 0\ 1\ 1\ 1\ 0\ 1\ 0$ Shift Right with Sign Extension	M 1101 0000 A		1101 => -3 Mulitplicand, M 1011 => -5 Multiplier, Q
$Q_0 Q^{-1}$ = 01, Sint Right with Sign 1 1 0 1 1 1 1 0 Shift Right with Sign Extension			Q ₀ Q ⁻¹ = 10, Add 2's Comp of M to A Shift Right with Sign Extension
1110 111 0 Shift Right with Sign Extension	0000	0 111 <u>0 1</u>	${\sf Q}_0{\sf Q}^{\text{-1}}$ =11, Shift Right with Sign Ext
0.0.0.1 1.1.1 0 0.0 ⁻¹ -10 Add 2's Comp of M t	_	1110 1	•
0 0 0 0 1 1 1 1 1 Shift Right with Sign Extension (+15) Product, P	t	0 1111 1	Q ₀ Q ⁻¹ =10, Add 2's Comp of M to A Shift Right with Sign Extension

```
Depending on Q_0 and Q^{-1}
Q_0 Q^{-1}
0 0 \rightarrow No Add, Shift Right with Sign Extn.(0 x M)
0 1 \rightarrow Add M to A (+1 x M)
1 0 \rightarrow Subtract (2's complement) M to A (-1 x M)
1 1 \rightarrow No Add, Shift Right with Sign Extn. (0 x M)
```

MULTIPLICATION - 2 Booth Multiplier



Points to be noted:

- Handles both positive and negative multipliers uniformly
- Achieves efficiency in the number of additions required when the multiplier has a few large blocks of 1's
- In worst case, the speed of doing multiplication with the Booth algorithm will be same as the normal algorithm
- This is also known as Radix-2 Coding technique

Think about it



Apply Booth algorithm to the following:

$$+Mx-Q$$

$$-M x +Q$$

$$+Mx+Q$$

- Implement Booth algorithm using sequential repeated addition circuit or using Array Multiplier circuit.
- Instead of Shift Right Accumulator can be we have Shift Left Multiplicand?



THANK YOU

Sudarshan T S B. Ph.D.,

Department of Computer Science & Engineering

sudarshan@pes.edu

+91 80 6666 3333 Extn 215