

Dr. Reetinder Sidhu and Dr. Kiran D CDepartment of Computer Science and Engineering




Machine Language - 1

Dr. Reetinder Sidhu and Dr. Kiran D C

Department of Computer Science and Engineering

Topics

- Introduction
- Assembly Language
- Machine Language
- Programming
- Addressing Modes
- Lights, Camera, Action:
 Compiling, Assembling, & Loading
- Odds and Ends



Machine Language

- Binary representation of instructions
- Computers only understand 1's and 0's
- 32-bit instructions
 - Simplicity favors regularity: 32-bit data & instructions
- 3 instruction formats:
 - R-Type: register operands
 - I-Type: immediate operand
 - J-Type: for jumping (discuss later)



R-Type

- Register-type
- 3 register operands:
 - rs, rt: source registers
 - rd: destination register
- Other fields:
 - op: the operation code or opcode (0 for R-type instructions)
 - funct: the *function*with opcode, tells computer what operation to perform
 - shamt: the *shift amount* for shift instructions, otherwise it's 0

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits



R-Type Examples



Assembly Code

add \$s0, \$s1, \$s2 sub \$t0, \$t3, \$t5

Field Values

ор	rs	rt	rd	shamt	funct
0	17	18	16	0	32
0	11	13	8	0	34
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Machine Code

ор	rs	rt	rd	shamt	funct	
000000	10001	10010	10000	00000	100000	(0x02328020)
000000	01011	01101	01000	00000	100010	(0x016D4022)
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

Note the order of registers in the assembly code:

add rd. rs. rt

I-Type



- Immediate-type
- 3 operands:
 - rs, rt: register operands
 - imm: 16-bit two's complement immediate
- Other fields:
 - op: the opcode
 - Simplicity favors regularity: all instructions have opcode
 - Operation is completely determined by opcode

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

I-Type Examples



Assembly Code

Field Values

				op	rs	rt	ımm
addi	\$s0,	\$s1,	5	8	17	16	5
addi	\$t0,	\$s3,	- 12	8	19	8	-12
lw	\$t2,	32(\$0	9)	35	0	10	32
SW	\$s1,	4(\$1	t1)	43	9	17	4
				6 bits	5 bits	5 bits	16 bits

Machine Code

Note the differing order of registers in assembly and machine codes:

rt, imm(rs)

addi rt, rs, imm lw rt, imm(rs)

SW

_	ор	rs	rt	imm
7	001000	10001	10000	0000 0000 0000 0101
	001000	10011	01000	1111 1111 1111 0100
	100011	00000	01010	0000 0000 0010 0000
	101011	01001	10001	0000 0000 0000 0100
	6 bits	5 bits	5 bits	16 bits

(0x22300005)

(0x2268FFF4)

(0x8C0A0020)

(0xAD310004)

Machine Language: J-Type



- Jump-type
- 26-bit address operand (addr)
- Used for jump instructions (j)

J-Type

op	addr
6 bits	26 bits

Review: Instruction Formats



R-Type

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

I-Type

op	rs	rt	imm
6 bits	5 bits	5 bits	16 bits

J-Type

op	addr
6 bits	26 bits

Logical Instructions

and, or, xor, nor

- and: useful for masking bits
 - Masking all but the least significant byte of a value: 0xF234012F AND 0x000000FF = 0x0000002F
- or: useful for **combining** bit fields
 - Combine 0xF2340000 with 0x000012BC: 0xF2340000 OR 0x000012BC = 0xF23412BC
- nor: useful for **inverting** bits:
 - A NOR \$0 = NOT A

andi, ori, xori

- 16-bit immediate is zero-extended (*not* sign-extended)
- nori not needed



Logical Instructions Example 1



Source Registers

\$ s1	1111	1111	1111	1111	0000	0000	0000	0000
\$ \$2	0100	0110	1010	0001	1111	0000	1011	0111

Assembly Code

and	\$s3,	\$s1,	\$ s2	\$s3				
or	\$s4,	\$s1,	\$ s2	\$ s4				
xor	\$s5,	\$s1,	\$ s2	\$ s5				
nor	\$s6,	\$s1,	\$ s2	\$ s6				

Logical Instructions Example 1



Source Registers

\$s1	1111	1111	1111	1111	0000	0000	0000	0000
\$ s2	0100	0110	1010	0001	1111	0000	1011	0111


Assembly Code

and	\$s3,	\$s1,	\$s2	\$s3	0100	0110	1010	0001	0000	0000	0000	0000
or	\$s4,	\$s1,	\$ s2	\$ s4	1111	1111	1111	1111	1111	0000	1011	0111
xor	\$s5,	\$s1,	\$ s2	\$ s5	1011	1001	0101	1110	1111	0000	1011	0111
nor	\$s6,	\$s1,	\$ s2	\$ s6	0000	0000	0000	0000	0000	1111	0100	1000

Logical Instructions Example 2



Source Values




Assembly Code

andi	\$s2,	\$s1,	0xFA34	\$ s2				
ori	\$s3,	\$s1,	0xFA34	\$ s3				
xori	\$s4,	\$s1,	0xFA34	\$ s4				

Logical Instructions Example 2



Source Values



Assembly Code

andi	\$s2,	\$s1,	0xFA34	\$ s2	0000	0000	0000	0000	0000	0000	0011	0100
ori	\$s3,	\$s1,	0xFA34	\$ s3	0000	0000	0000	0000	1111	1010	1111	1111
xori	\$s4,	\$s1,	0xFA34	\$s4	0000	0000	0000	0000	1111	1010	1100	1011

Power of the Stored Program




- 32-bit instructions & data stored in memory
- Sequence of instructions: only difference between two applications
- To run a new program:
 - No rewiring required
 - Simply store new program in memory
- Program Execution:
 - Processor *fetches* (reads) instructions from memory in sequence
 - Processor performs the specified operation

The Stored Program

As	ssembl	2	Machine Code	
lw	\$t2,	32(\$0	0x8C0A0020	
add	\$s0,	\$s1,	\$s2	0x02328020
addi	\$t0,	\$s3,	-12	0x2268FFF4
sub	\$t0,	\$t3,	\$ t5	0x016D4022

Stored Program



Program Counter (PC):

keeps track of current instruction



Interpreting Machine Code

- Start with opcode: tells how to parse rest
- If opcode all 0's
 - R-type instruction
 - Function bits tell operation
- Otherwise
 - opcode tells operation

Machine Code							Field Values							Assembly Code			
	ор	rs	rt	imm			ор		rs	rt	imm						
(0x2237FFF1	001000	10001	10111	1111	1111 11	111 0001	8	3	17	23		-15		addi	\$s7	, \$s1	, -15
	2	2 3	7	F	F	F 1								_			
	op	rs	rt	rd	shamt	funct	op		rs	rt	rd	shamt	funct	_			
(0x02F34022)	000000	10111	10011	01000	00000	100010		0	23	19	8	0	34	sub	\$t0,	\$s7,	\$s3
	0	2 F	3	4	0	2 2			•		•		•	_			



Programming



- High-level languages:
 - e.g., C, Java, Python
 - Written at higher level of abstraction
- Common high-level software constructs:
 - if/else statements
 - for loops
 - while loops
 - arrays
 - function calls

Think About It

- MIPS instruction set has an or instruction as well as a nor instruction, and also an ori instruction but no nori instruction
 - Why?
 - How can nori functionality be implemented?

