

PES University, Bengaluru

(Established under Karnataka Act No. 16 of 2013)

March 2021: IN SEMESTER ASSESSMENT B Tech 4th SEMESTER ISA – 1

UE19CS252 - Microprocessor and Computer Architecture

Time: 2 Hr Answer All Questions Max Marks: 60	
---	--

```
Write the equivalent ARM code snippet for the following C-language statement.
                                                                                                       3 M
Q1
              Use conditional instructions.
                                                                                                       3M
              IF (R0 == R1) | | (R1 == R2) R5 = R1 - R2;
                                                                                                       4 M
              ELSE R5 = R1+R2;
                                                                                                       10M
     Solution:
     .text
              MOV R0, #5
              MOV R1, #10
         MOV R2, #1
              CMP RO, R1
              BEQ L1
           CMP R1, R2
           BEQ L1
              ADD R5, R1, R2
              B L2
              L1: SUB R5, R1,R2
              L2: SWI 0x011
     .end
         b. You are expected to perform Y * 253. Let register R1 holds the initial value of Y and to hold
              the final result of the operation (Multiplication). Write ARM assembly program to perform
              the operation, without using the MUL or MLA instruction. Try to use as few instructions as
              possible.
          One Possible Solution:
                                                  Solution 2:
               .text
                   MOV R1,#4
                                                   MOV R1,#4
                                                   MOV RO,R1,LSL #8 (R0 ← R1*256)
                    MOV R2,#3
                    RSB R1,R2,R1,LSL #8
                                                  ADD R2,R1,R1,LSL #1 (R2←R1*3)
                .end
                                                  SUB R3,R0,R2
           .text
                                                   .text
                   MOV r1, #4
                                                      MOV R1, #4
                   MOV R2,R1,LSL #8
                                                      MOV R2,#0
              SUB R1,R2,#3
                                                    LOOP: ADD R2,R2,#253
           .end
                                                        SUB R1,R1,#1
                                                        CMP R1,#0
                                                        BNE LOOP
                                                        MOV R1,R2
```

	c. Let register R0=0XFF the content of stack iv. LDR R0,[SP],#4i.STR ii. STR R0,[SP,#-8]! → 0	and up RO,[SP, XFFFFF	date #-8]- FFF is	on st →(s stor	tack p OXFFI ed in	ooint FFFFF	er wł F is s	nen fo store	ollow <mark>d in t</mark>	ing ir <mark>he a</mark> c	nstruc ddress	tions a	are exe 8008	ecuted	d.	
	iii. ADD SP,SP,#4→ R13						_									
2	iv. LDR R0,[SP],#4 → R0 get the value in the address 0x0088010 and SP will point to 0x00008014 a. If register R1 contains the value 0x5C and register R2 contains the value 0x6A, what are the												2 M			
2 2	a. If register R1 contains the value 0x5C and register R2 contains the value 0x6A, what are the results of the following ARM instructions: i. EOR R0, R1, R2, ii. AND R0, R1, R2												2 M 2 M 3 M			
	Solution: (i) R0 = 0x36			8			,	.,								3 M
	Consider a "Full De	escendi	ng (F	D)" st	tack o	organ	izatio	on. H	ow is	the g	growth	of sta	ck ob	served	d? Give	10 N
	equivalent instruc	tion fo	PUS	H and	d POI	P ope	eratio	ns or	n a FE) stac	ck.					
	Solution:	.tc.to.to		ct old		ا + اما : +	h o c+	م ماد								
	Stack pointer point Stack grow toward															
	LDMFD is PoP and				01 (11)	C 111C	,									
	b. Encode the in	structio	n SU	B R12	2,R14	,#15										
	c. Encode the in	structic	n : Lí	OMIA	R2!	, {R3	3,R5,I	R6,R7	7}							
	Solution c: 1110 00 1 0	Solution c: 1110 00 1 0010 0 1110 1100 0000 0000														
3		1 011 00	10 00	0000	000 :	111 0	1000) (E8	3B200	E8)	, ID, E	XE, M	IEM, \	VB) p	ipeline	
3	b. Show how the instruction of English Processor. Branch is Precent of English Processor. The result of English Processor.	ructions licted a BEQ is 7	s belo s Not aken W to	ow and the state of the state o	00 0 : re ex en. k1==	111 0 ecute R2.	ed or	n a 5	stag	e (IF,			IEM, \	VB) p	ipeline	5 M
3	b. Show how the instruction of Errors of Error	ructions dicted a BEQ is 7 ing MEI	s belo s Not aken VI to ariso	ow all t Tak o i.e R MEW n hap	00 0 : re ex en. t1== t1, EXE	R2. In EX	ed or XE, E	n a 5	stag	e (IF,	nable	d.	T			5 M
3	b. Show how the instruction of the result of E Data Forward PC update and	ructions licted a BEQ is 7 ling MEI d Comp	s belows Notes Not	DOOO DW and the Take Tile R MEN MEN n hap	00 0 : re ex en. k1==	111 0 ecute R2.	ed or	n a 5	stag	e (IF,			EM, \	VB) p	ipeline	5 M
3	b. Show how the instruction of Example 2. Show how the in	ructions dicted a BEQ is 7 ing MEI	s belo s Not aken VI to ariso	ow all t Tak o i.e R MEW n hap	00 0 : re ex en. t1== t1, EXE	R2. In EX	ed or XE, E	n a 5	stag	e (IF,	nable	d.	T			5 M
3	b. Show how the instruction of the result of E Data Forward PC update and	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	Take i.e R	00 0 : re ex en. t1== t1, EXE	R2. In EX	ed or XE, E	n a 5	stag	e (IF,	nable	d.	T			5 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11]	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. t1== t1, EXE	R2. In EX	XXE, E E sta	XE to ge. 7	stag	e (IF,	nable	d.	T			5 M
3	b. Show how the instruction of t	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	XE, E (E sta	XE to ge.	stag MEN 8	e (IF,	nable	d.	T			5 M
23	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	E E X E	XE to ge. 7 M E M E X	stag MEN 8 W B ME	e (IF,	nable	d.	T			5 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	E E X E	XE to ge. 7 M E M E	stag MEN 8 W B	e (IF,	nable	d.	T			5 M 5 M 10 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	EE STANDER OF THE PROPERTY OF	XE to ge. 7	stag MEN 8 W B ME M M M E M	e (IF,	10	d.	T			5 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	EE STANDER OF THE PROPERTY OF	XE to ge. 7	stag MEN 8 W B M E M S	e (IF,	10 ME	d. 11	T			5 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2 LDR R1,[R4] SUB R1,R1,R1	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note Taken Wito ariso 2	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	EE STANDER OF THE PROPERTY OF	XE to ge. 7	stag MEN 8 W B M E M S T A LL	e (IF,	10 ME M	d. 11 W B	12			5 M
3	b. Show how the instruction of the result of E The result of E Data Forward PC update and Beq R1, R2,X LDR R10,[R11] SUB R14,R10,R10 X:ADD R4,R1,R2	ructions licted a BEQ is 7 ling MEI d Comp	s belows Note aken of the ariso of the ID	DOOO DOW AND	00 0 : re ex en. 81== 1, EXE open 4	R2. E to E in EX	EE STANDER OF THE PROPERTY OF	XE to ge. 7	stag MEN 8 W B M E M S T A	e (IF,	10 ME	d. 11	T			5 M

	processor, ignoring the structural hazard is 1. How much speedup can we gain from pipelining? Assume a balanced pipeline and ignore the pipeline fill and drain overheads.								
	Solution: Without pipelining: Cock period = 0.5 ns								
	CPI = 5								
	With pipelining: Clock period = $0.5 + (10\% * 0.5) = 0.55$ ns								
	30% of instructions access memory during the MEM stage. Each of these instructions results in a structural hazard with a stall penalty of 1 cycle. Therefore: $CPI = Ideal CPI + Stall CPI = 1 + (0.3)(1) = 1.3$								
0.4	Speedup from pipelining = $(0.5 \text{ ns * 5}) / (0.55 \text{ ns * 1.3}) = 3.5$	2 14							
Q4	a. It is believed that Speedup in a pipeline processor is equal to K in an ideal execution. Give	2 M							
	two reasons why we do not design 100 stage or 1000 stage pipeline processor. b. Choosing efficient data structure for Branch History Table is inevitable to predict the	2 M 3 M							
	outcome of branch in 1 st stage of pipeline processor. Explain								
	Solution a: CPI increases due to	3 <u>M</u> 10 M							
	i. Pipeline register overhead.	10 IVI							
	ii. Miss Prediction during the execution of branch instructions require flushing.								
	iii. Latency Increase as delay for each stage is fixed to be the delay of the slowest								
	stage.								
	Solution b: Efficient search on BHT will enable prediction in IF stage which lead to no stall, and								
	eliminate the requirement of filling delay slot.								
	c. Consider the 2 bit branch predictor given below								
	A Snapshot of the taken or not taken behavior of the branch is								
	as given.								
	T, T, T, NT,T,NT,NT,NT,T,T,T,T,T,T,NT								
	Suggest and Justify the starting state which will lead to less miss								
	Taken Prediction.								
	Taken								
	Solution: With ST: 5 Miss Prediction (Suggested) WT: 6 Miss Prediction								
	W1: 6 Miss Prediction SNT: 8 Miss Prediction								
	Not Taken WNT: 7 Miss Prediction								
•	d. List and explain 3 possible solution which you can depend on compiler to overcome CPU								
	stalls due to hazards.								
	Solutions:								
	Reordering the Instructions to avoid dependency.								
	Inserting NOOP to avoid hardware stalls. Identifying instructions for delay slot.								
	Static Branch Prediction.								
05	2	1+1 M							
Q5	i. Do you agree that Memory is a bottleneck for performance? Give 3 comments to justify	5 M							
	the same. What was the solution proposed by designers?	3 M							
	Solution: Memory Hierarchy (Width of the Bus, Access time, Miss Rate, Cost).								
	ii. Justify block transfer instead of word transfer between cache and Memory. Will Block transfer	<u>10</u>							
	affect the performance?								
	Solution: Principle of Locality (Temporal and Spatial Locality). If bus width is not sufficient to								
	carry entire block, CPU may need to wait.								
	b. Consider a material which are C.1.2. 11. The state of the C.1.2. 11. The state of t								
	b. Consider a system which uses 8 bits address. The cache is organized in a direct mapped								
	manner. Each block hold 4 word (Assume word is 1 Byte). The cache has 16 Lines.								

```
Identify number of bits for TAG, Lines/ Cache Blocks and Word.
               ii. Compute the miss rate if the data in the following address is accessed in the given
                  sequence. 106,76,107,171,106,79,107,106,170,76,107
      Solution:
      Tag= 2 bits, Line = 4 bits and word = 2 bits
      106= 01 1010 10
      107=01 1010 11
      170= 10 1010 10
      171= 10 1010 11
      106,107,170,171 will be mapped to same Cache Block.
      76= 01 0011 00
      79= 01 0011 11
      76,79 will be mapped to same Line.
                       106,76,107,171,106,79,107,106,170,76,107
      106 is Miss as it is 1<sup>st</sup> access. Placed in 10<sup>th</sup> Line.
      76 is Miss as it is 1<sup>st</sup> access. Placed in 3<sup>rd</sup> Line.
      107 is Hit as it is already in the 10<sup>th</sup> Line.
      171 is Miss, Placed in 10<sup>th</sup> Line replacing 106.
      106 is Miss, Placed in 10<sup>th</sup> Line replacing 171.
      107 is Hit as it is already in the 10<sup>th</sup> Line.
      170 is Miss, Placed in 10<sup>th</sup> Line replacing 106.
      76 is Hit
      107 is Miss, placed in 10<sup>th</sup> Line replacing 171
      Miss rate =6 Miss/ 11
      c. Help me in choosing the best cache design between Version1 and Version2.
        Version 1: Split Cache (D-Cache & I-Cache) with 35% data access. The average miss rate in the L1
                        instruction cache was 2%. The average miss rate in the L1 data cache was 10%, the
                        miss penalty is 9 CCs.
         Version 2: Unified Cache (Common for Data and Instruction access), with average miss rate 3%
                        for the entire cache and the miss penalty is again 9 CCs.
      Which design is better and by how much?
      Memory Stalls (V1) = 1 \times 0.02 \times 9 + 0.35 \times 0.1 \times 9 = 0.495
      Memory Stalls (V2) = 0.03 \times 9 = 0.27
      Suggestion: Version 2 is the right choice
Q6
     Consider the program fragment to copy a zero terminated character string (1 Byte Character) from
                                                                                                                  (1+2+
      one location to another. Assume random replacement, write through and write allocate policy is
      used. The cache is a split cache. The Line size =8 bytes.
                                                                                                                    +1)
                                                                                                                   <u>5 M</u>
      Strcopy: LDRB R3,[R4]
                                                                                                                   10 M
              STRB R3,[R5]
              BEQ R3,#0, Exit
               ADD R4,R4,#1
               ADD R5,R5,#1
      Exit:
          How many memory accesses occurs per iteration? 5 Instruction + 2 Data Access
```

- ii. If the length of string is 6, discuss miss rate and hit rate on D-Cache while copying string from one location to another? **Note: Termination character is inclusive in length of the string. 1 Miss and 5 Hit.**
- iii. I suggest you to prefer, Write No Allocate instead of Write Allocate Policy. What motivates you to accept my suggestion?

Since each location is accessed only once, it is better to apply Write no allocate and write directly in the memory.

iv. I suggest you to prefer, Write Back instead of Write Through. What motivates you to accept my suggestion?

Saving extra time to write in RAM.

- b. The cache is organized in a 2-way set associative manner. Each block hold 1 word (Assume word is 1 Byte). The cache has 16 Lines.
- i. Give the list of data which will remain in cache after accessing the last element if the data are accessed in the sequence given below and LRU replacement policy is followed.

76,107,171,106,140,79,76,171,76, 143,107,212,147

- ii. What is the Hit Rate and Miss Rate.
- iii. Compute the Memory stall considering only the data access and the total data access is 13% of the total instruction executed and Miss Penalty is 25.

Solution:

	Set 0		
	Set 1		Memory Stall= Memory Access x Miss rate x Miss
106	Set 2		Penalty
107	Set 3		Memory Stall = 0.13 x (9/13) x 25
171, 14	47	Hit Rate= 5/13	= 2.25
76	Set 4		
140, 2	12	Miss Rate= 9/13	
	Set 5		
	Set 6		
79	Set 7		
143			